## 16-bit Proprietary Microcontroller

## CMOS

## $F^{2}$ MC-16L MB90630A Series

## MB90632A/634A/P634A

## ■ DESCRIPTION

The MB90630A series are 16-bit microcontrollers designed for high speed real-time processing in consumer product applications such as controlling video cameras, VCRs, or copiers. The series uses the $\mathrm{F}^{2} \mathrm{MC}^{\star}-16 \mathrm{~L}$ CPU. The chips incorporate an eight channels 10 -bit A/D converter, two channels 8 -bit $D / A$ converter, UART two channels, two channels serial interface, $8 / 16$-bit up/down counter, 16 -bit I/O timer (two channels input capture, four channels output compare, and one channel 16-bit free-run timer).
*: F²MC stands for FUJITSU Flexible Microcontroller.

## ■ FEATURES

$F^{2}$ MC-16L CPU

- Minimum execution time: $62.5 \mathrm{~ns} / 4 \mathrm{MHz}$ oscillation (Uses PLL clock multiplication), maximum multiplier $=4$
- Instruction set optimized for controller applications

Object code compatibility with $\mathrm{F}^{2} \mathrm{MC}$-16(H)
Wide range of data types (bit, byte, word, and long word)
Improved instruction cycles provide increased speed
Additional addressing modes: 23 modes
High code efficiency
Access mothods (bank access, linear pointer)
(Continued)

## PACKAGE



## MB90630A Series

## (Continued)

High precision operations are enhanced by use of a 32-bit accumulator
Extended intelligent I/O service (access area extended to 64 KB )
Maximum memory space: 16 MB

- Enhanced high level language (C) and multitasking support insturctions

Use of a system stack pointer
Enhanced pointer indirect instructions
Barrel shift instructions

- Improved execution speed: Four byte instruction queue
- Powerful interrupt function
- Automatic data transfer function that does not use insturction (IIOS)

Internal peripherals

- ROM: 32 Kbytes (MB90632A)

64 Kbytes (MB90634A)
One-time PROM: 64 Kbytes (MB90P634A)

- RAM: 1 Kbytes (MB90632A)

2 Kbytes (MB90634A)
3 Kbytes (MB90P634A)

- General-purpose ports: 82 ports max.
- 10 -bit A/D converter (RC successive approximation): eight channels (10-bit resolution, conversion time $=$ $5.2 \mu \mathrm{~s}$ at 4 MHz with a $\times 4$ multiplier)
- 8 -bit D/A converter two channels (8-bit resolution)
- UART (can also be used as a serial port) two channels
- I/O expansion serial interface two channels
- $8 / 16$-bit PPG (can be set to either 8 -bit $\times$ two channels or 16 -bit $\times$ one channel) one channel
- 16-bit I/O timer one channel (two channels input capture, four channels output compare, and one channel free-run timer)
- Clock output generator
- Timebase counter/watchdog timer (18-bit)
- Low-power consumption modes
- The device types are classified by the initial value of the oscillation stabilization delay time.

Oscillation stabilization delay time initial value $=2.05 \mathrm{~ms}$ : MB90630A series (MB90632A/634A/P634A)

- Package: LQFP-100 (QFP-100 planned)
- CMOS technology


## MB90630A Series

## PRODUCT LINEUP

| Part number Parameter | MB90P634A | MB90632A | MB90634A |
| :---: | :---: | :---: | :---: |
| Classification | OTPROM | Mask ROM |  |
| ROM size | 64 Kbyte | 32 Kbyte | 64 Kbyte |
| RAM size | 3 Kbyte | 1 Kbyte | 2 Kbyte |
| CPU functions | Number of instructions $: 340$ <br> Instruction bit length $: 8 / 16$ bits <br> Instruction length $: 1 / 7$ bytes <br> Data bit length $: 1 / 4 / 8 / 16 / 32$ bits <br> Minimum execution time $: 62.5 \mathrm{~ns} / 4 \mathrm{MHz}$ (PLL multiplier = 4) <br> Interrupt processing time $: 1000 \mathrm{~ns} / 16 \mathrm{MHz}$ (minimum) |  |  |
| Ports | $\begin{array}{ll} \text { l/O ports (CMOS/TTL) } & : 82 \text { ports } \\ \left(\begin{array}{ll} \text { Input pull-up resistors available } & : 24 \text { ports } \\ \text { Can be set as open-drain outputs } & : 8 \text { ports } \end{array}\right) . \end{array}$ |  |  |
| Package | $\begin{aligned} & \text { FPT-100P-M05 } \\ & \text { FPT-100P-M06 } \end{aligned}$ |  |  |
| A/D converter | 10-bit resolution, $5.2 \mu \mathrm{~s}$ conversion time (at 4 MHz with a $\times 4$ multiplier) RC successive approximation, 8 channels (multiplexed inputs) |  |  |
| D/A converter | 8-bit resolution R-2R type, 2 channels (independent) |  |  |
| UART | Full-duplex, double-buffered (8-bit), internal baud rate correction circuit that uses the operating clock <br> NRZ-type transfer, supports MIDI frequencies, 2 channels |  |  |
| Serial interface | 8 -bit data register. LSB-first or MSB-first operation can be selected. The transfer shift clock can be input externally. <br> The internal shift clock includes a built-in operating clock correction circuit. 1 channel |  |  |
| 8/16-bit PPG | Can operate as two independent channels in 8-bit mode. Can also be used as a single-channel 16-bit PPG. 1 channel |  |  |
| 8/16-bit up/down counter | 6 event inputs. Can operate as two independent 8 -bit up/down counter channels. Can also be used as a single-channel 16-bit counter. Includes reload and compare functions. <br> 1 channel |  |  |
| 16-bit I/O timer | Consists of $2 \times$ input capture, $4 \times$ output compare, and $1 \times$ free-run timer. 1 channel |  |  |
| Timer functions | Timebase timer/watchdog timer (18-bit) |  |  |
| Low-power consumption modes | Includes sleep, stop, and hardware standby functions |  |  |
| Oscillation stabilization delay time | The initial value of the oscillation stabilization delay time is 64 ms . The oscillation stabilization delay time can also be set to $0 \mathrm{~ms}, 2.05 \mathrm{~ms}, 8.19 \mathrm{~ms}$, 64 ms (for an crystal oscillator). <br> The MB90630A series are for FAR oscillators. |  |  |
| External interrupt | 8 inputsExternal interrupt mode(Interrupts can be generated from four different types of request signal) |  |  |
| PLL function | Selectable multiplier: 1/2/3/4 <br> (Set a multiplier that does not exceed the assured operation frequency range.) |  |  |
| Other | $V_{\text {PP }}$ is shared with the MD2 pin (for EPROM programming) | - | - |

## MB90630A Series

## PIN ASSIGNMENT

(TOP VIEW)


## MB90630A Series

(TOP VIEW)

(FPT-100P-M06)

## MB90630A Series

PIN DESCRIPTION

| Pin no. |  | Pin name | $\underset{\text { type }}{\text { Circuit }}$ | Function |
| :---: | :---: | :---: | :---: | :---: |
| LQFP** | QFP ${ }^{* 2}$ |  |  |  |
| 80 | 82 | X0 | A | Oscillator pin |
| 81 | 83 | X1 | A | Oscillator pin |
| 50 | 52 | HST | C | Hardware standby input pin |
| 75 | 77 | RST | B | Reset input pin |
| 83 to 90 | 85 to 92 | P00 to P07 | $\begin{gathered} \text { D } \\ \text { (STBC) } \end{gathered}$ | General-purpose I/O ports Pull-up resistors can be set (RD07 to RD00 = " 1 ") using the pull-up resistor setting register (RDR0). The setting does not apply for ports set as outputs (D07 to D00 = "1": invalid at the output setting). |
|  |  | AD00 to AD07 |  | In external bus mode, the pins function as the lower data I/O or lower address outputs (AD00 to AD07). |
| 91 to 98 | 93 to 100 | P10 to P17 | $\begin{array}{\|c\|} \hline \mathrm{D} \\ \text { (STBC) } \end{array}$ | General-purpose I/O ports <br> Pull-up resistors can be set (RD17 to RD10 = " 1 ") using the pull-up resistor setting register (RDR1). The setting does not apply for ports set as outputs (D17 to D10 = "1": invalid at the output setting). |
|  |  | AD08 to AD15 |  | In 16-bit external bus mode, the pins function as the upper data I/O or middle address outputs (AD08 to AD15). |
| $\begin{gathered} 99,100, \\ 1 \text { to } 6 \end{gathered}$ | 1 to 8 | P20 to P27 | $\begin{gathered} \mathrm{H} \\ \text { (STBC) } \end{gathered}$ | General-purpose I/O ports In external bus mode, pins for which the corresponding bit in the HACR register is " 0 " function as the P20 to P27 pins. |
|  |  | A16 to A23 |  | In external bus mode, pins for which the corresponding bit in the HACR register is " 1 " function as the upper address output pins (A16 to A23). |
| 7 | 9 | P30 | $\begin{gathered} \mathrm{H} \\ (\mathrm{STBC}) \end{gathered}$ | General-purpose I/O port Functions as the ALE pin in external bus mode. |
|  |  | ALE |  | Functions as the address latch enable signal. |
| 8 | 10 | P31 | $\begin{gathered} \mathrm{H} \\ \text { (STBC) } \end{gathered}$ | General-purpose I/O port Functions as the RD pin in external bus mode. |
|  |  | RD |  | Functions as the read strobe output (RD). |
| 10 | 12 | P32 | $\begin{gathered} \mathrm{H} \\ \text { (STBC) } \end{gathered}$ | General-purpose I/O port <br> Functions as the WR pin in external bus mode if the WRE bit in the EPCR register is " 1 ". |
|  |  | WRL |  | Functions as the lower data write strobe output (WRL). |
| 11 | 13 | P33 | $\begin{gathered} \mathrm{H} \\ \text { (STBC) } \end{gathered}$ | General-purpose I/O port <br> Functions as the WRH pin in 16-bit external bus mode if the WRE bit in the EPCR register is " 1 ". |
|  |  | WRH |  | Functions as the upper data write strobe output (WRH). |

STBC: Incorporates standby control
(Continued)
*1: LQFP (FPT-100P-M05)
*2: QFP (FPT-100P-M06)

## MB90630A Series

| Pin no. |  | Pin name | Circuittype | Function |
| :---: | :---: | :---: | :---: | :---: |
| LQFP*1 | QFP*2 |  |  |  |
| 12 | 14 | P34 | $\begin{gathered} \mathrm{H} \\ \text { (STBC) } \end{gathered}$ | General-purpose I/O port <br> Functions as the HRQ pin in external bus mode if the HDE bit in the EPCR register is " 1 ". |
|  |  | HRQ |  | Functions as the hold request input pin (HRQ). |
| 13 | 15 | P35 | $\begin{gathered} \mathrm{H} \\ \text { (STBC) } \end{gathered}$ | General-purpose I/O port <br> Functions as the HAK pin in external bus mode if the HDE bit in the EPCR register is " 1 ". |
|  |  | HAK |  | Functions as the hold acknowledge output (HAK) pin. |
| 14 | 16 | P36 | $\begin{gathered} \mathrm{H} \\ \text { (STBC) } \end{gathered}$ | General-purpose I/O port Functions as the RDY pin in external bus mode if the RYE bit in the EPCR register is " 1 ". |
|  |  | RDY |  | Functions as the external ready input (RDY) pin. |
| 15 | 17 | P37 | $\begin{gathered} \mathrm{H} \\ \text { (STBC) } \end{gathered}$ | General-purpose I/O port <br> Functions as the CLK pin in external bus mode if the CKE bit in the EPCR register is " 1 ". |
|  |  | CLK |  | Functions as the machine cycle clock output (CLK) pin. |
| 16 | 18 | P40 | $\begin{gathered} \mathrm{G} \\ \text { (STBC) } \end{gathered}$ | General-purpose I/O port <br> When UARTO is operating, the data at the pin is used as the serial input (SINO). <br> Can be set as an open-drain output port (OD40 = "1") by the open-drain control register (ODR4). The setting does not apply for ports set as inputs ( $\mathrm{D} 40=$ " 0 ": invalid at the input setting). |
|  |  | SINO |  | Functions as the UARTO serial input (SINO). |
| 17 | 19 | P41 | $\begin{gathered} \mathrm{F} \\ (\mathrm{STBC}) \end{gathered}$ | General-purpose I/O port Functions as the SOTO pin if the SOE bit in the UMC register is "1". <br> Can be set as an open-drain output port (OD41 = "1") by the open-drain control register (ODR4). The setting does not apply for ports set as inputs (D41 = "0": invalid at the input setting). |
|  |  | SOTO |  | Functions as the UARTO serial data output pin (SOTO). |
| 18 | 20 | P42 | $\begin{gathered} \mathrm{G} \\ (\mathrm{STBC}) \end{gathered}$ | General-purpose I/O port <br> When UARTO is operating in external shift clock mode, the data at the pin is used as the clock input (SCKO). Also, functions as the SCKO pin if the SOE bit in the UMC register is "1". <br> Can be set as an open-drain output port (OD42 = "1") by the open-drain control register (ODR4). The setting does not apply for ports set as inputs (D42 = "0": invalid at the input setting). |
|  |  | SCK0 |  | Functions as the UARTO serial clock I/O pin (SCKO). |

STBC: Incorporates standby control
(Continued)
*1: LQFP (FPT-100P-M05)
*2: QFP (FPT-100P-M06)

## MB90630A Series

| Pin no. |  | Pin name | Circuit type | Function |
| :---: | :---: | :---: | :---: | :---: |
| LQFP*1 | QFP*2 |  |  |  |
| 19 | 21 | P43 | $\begin{gathered} \mathrm{G} \\ (\mathrm{STBC}) \end{gathered}$ | General-purpose I/O port When I/O expansion serial is operating, the data at the pin is used as the serial input (SIN1). <br> Can be set as an open-drain output port (OD43 = "1") by the open-drain control register (ODR4). The setting does not apply for ports set as inputs ( $\mathrm{D} 43=$ " 0 ": invalid at the input setting). |
|  |  | SIN1 |  | Functions as the serial input for I/O expansion serial data. |
| 20 | 22 | P44 | $\begin{gathered} \mathrm{F} \\ \text { (STBC) } \end{gathered}$ | General-purpose I/O port <br> Functions as the SOT1 pin if the SOE bit in the UMC register is "1". <br> Can be set as an open-drain output port (OD44 = "1") by the open-drain control register (ODR4). The setting does not apply for ports set as inputs (D44 = "0": invalid at the input setting). |
|  |  | SOT1 |  | Functions as the output pin (SOT1) for I/O expansion serial data. |
| 22 | 24 | P45 | $\begin{gathered} \mathrm{G} \\ (\mathrm{STBC}) \end{gathered}$ | General-purpose I/O port <br> When I/O expansion serial is operating in external shift clock mode, the data at the pin is used as the clock input (SCK1). Also, functions as the SCK1 pin if the SOE bit in the UMC register is " 1 ". <br> Can be set as an open-drain output port (OD45 = "1") by the open-drain control register (ODR4). The setting does not apply for ports set as inputs ( $\mathrm{D} 45=$ " 0 ": invalid at the input setting). |
|  |  | SCK1 |  | Functions as the I/O expansion serial clock I/O pin (SCK1). |
| 23 | 25 | P46 | $\underset{(\mathrm{STBC})}{\mathrm{F}}$ | General-purpose I/O port Can be set as an open-drain output port (OD46 = "1") by the open-drain control register (ODR4). The setting does not apply for ports set as inputs ( $\mathrm{D} 46=$ " 0 ": invalid at the input setting). |
|  |  | ADTG |  | Functions as the external trigger input pin for the A/D converter. |
| 24 | 26 | P47 | $\begin{gathered} \mathrm{F} \\ \text { (STBC) } \end{gathered}$ | General-purpose I/O port Can be set as an open-drain output port (OD47 = "1") by the open-drain control register (ODR4). The setting does not apply for ports set as inputs (D47 = "0": invalid at the input setting). |
| $\begin{aligned} & 36 \text { to } 39, \\ & 41 \text { to } 44 \end{aligned}$ | $\begin{aligned} & 38 \text { to } 41, \\ & 43 \text { to } 46 \end{aligned}$ | P50 to P57 | $\begin{gathered} \mathrm{K} \\ \text { (STBC) } \end{gathered}$ | General-purpose I/O ports |
|  |  | AN0 to AN7 |  | The pins are used as analog inputs (AN0 to AN7) when the A/D converter is operating. |
| 25 | 27 | P70 | $\begin{gathered} \mathrm{I} \\ \text { (STBC) } \end{gathered}$ | General-purpose I/O port |
|  |  | SIN3 |  | Functions as the UART1 serial input (SIN3). |
| 26 | 28 | P71 | $\begin{gathered} \mathrm{H} \\ \text { (STBC) } \end{gathered}$ | General-purpose I/O port |
|  |  | SOT3 |  | Functions as the UART1 serial data output pin (SOT3). |
| 27 | 29 | P72 | $\begin{gathered} 1 \\ (\mathrm{STBC}) \end{gathered}$ | General-purpose I/O port |
|  |  | SCK3 |  | Functions as the UART1 serial clock I/O pin (SCK0). |

STBC: Incorporates standby control
(Continued)
*1: LQFP (FPT-100P-M05)
*2: QFP (FPT-100P-M06)

## MB90630A Series

| Pin no. |  | Pin name | Circuit type | Function |
| :---: | :---: | :---: | :---: | :---: |
| LQFP*1 | QFP*2 |  |  |  |
| 30 | 32 | P73 | $\begin{gathered} \mathrm{L} \\ \text { (STBC) } \end{gathered}$ | General-purpose I/O port Functions as a D/A output pin when DAE $0=$ " 1 " in the D/A control register (DACR). |
|  |  | DAO0 |  | Functions as D/A output 0 when the D/A converter is operating. |
| 31 | 33 | P74 | $\begin{gathered} \mathrm{L} \\ \text { (STBC) } \end{gathered}$ | General-purpose I/O port Functions as a D/A output pin when DAE1 = " 1 " in the D/A control register (DACR). |
|  |  | DAO1 |  | Functions as D/A output 1 when the D/A converter is operating. |
| 45 | 47 | P80 | 1 | General-purpose I/O port |
|  |  | IRQ0 |  | Functions as external interrupt request I/O 0. |
| 46 | 48 | P81 | 1 | General-purpose I/O port |
|  |  | IRQ1 |  | Functions as external interrupt request I/O 1. |
| 51 | 53 | P82 | 1 | General-purpose I/O port |
|  |  | IRQ2 |  | Functions as external interrupt request I/O 2. |
| 52 | 54 | P83 | 1 | General-purpose I/O port |
|  |  | IRQ3 |  | Functions as external interrupt request I/O 3. |
| 53 | 55 | P84 | I | General-purpose I/O port |
|  |  | IRQ4 |  | Functions as external interrupt request I/O 4. |
| 54 | 56 | P85 | 1 | General-purpose I/O port |
|  |  | IRQ5 |  | Functions as external interrupt request I/O 5. |
| 55 | 57 | P86 | $\begin{gathered} \mathrm{H} \\ \text { (STBC) } \end{gathered}$ | General-purpose I/O port This applies in all cases. |
| 56 | 58 | P87 | $\begin{gathered} \mathrm{H} \\ \text { (STBC) } \end{gathered}$ | General-purpose I/O port This applies in all cases. |
| 57 | 59 | P60 | $\underset{\text { (STBC) }}{\mathrm{E}}$ | General-purpose I/O port A pull-up resistor can be set (RD60 = " 1 ") using the pull-up resistor setting register (RDR6). The setting does not apply for ports set as outputs ( $\mathrm{D} 60=$ " 1 ": invalid at the output setting). |
|  |  | SIN2 |  | Functions as a data input pin (SIN2) for I/O expansion serial. |
| 58 | 60 | P61 | $\begin{gathered} \mathrm{D} \\ \text { (STBC) } \end{gathered}$ | General-purpose I/O port <br> Functions as the SOT2 pin if the SOE bit in the UMC register is "1". <br> A pull-up resistor can be set (RD61 = "1") using the pull-up resistor setting register (RDR6). The setting does not apply for ports set as outputs (D61 = "1": invalid at the output setting). |
|  |  | SOT2 |  | Functions as an output pin (SOT2) for I/O expansion serial data. |

STBC: Incorporates standby control
(Continued)

[^0]
## MB90630A Series

| Pin no. |  | Pin name | Circuit type | Function |
| :---: | :---: | :---: | :---: | :---: |
| LQFP*1 | QFP*2 |  |  |  |
| 59 | 61 | P62 | $\begin{gathered} \mathrm{E} \\ \text { (STBC) } \end{gathered}$ | General-purpose I/O port <br> When I/O expansion serial is operating in external shift clock mode, the data at the pin is used as the clock input (SCK2). Also, functions as the SCK2 pin if the SOE bit in the UMC register is "1". A pull-up resistor can be set (RD62 = "1") using the pull-up resistor setting register (RDR6). The setting does not apply for ports set as outputs ( $\mathrm{D} 62=$ " 1 ": invalid at the output setting). |
|  |  | SCK2 |  | Functions as the I/O expansion serial clock I/O pin (SCK2). |
| 60 | 62 | P63 | $\begin{gathered} \mathrm{D} \\ \text { (STBC) } \end{gathered}$ | General-purpose I/O port <br> A pull-up resistor can be set (RD63 = "1") using the pull-up resistor setting register (RDR6). The setting does not apply for ports set as outputs (D63 = "1": invalid at the output setting). |
|  |  | PPG00 |  | Functions as the PPG00 output when PPG output is enabled. |
| 61 | 63 | P64 | $\begin{gathered} \mathrm{D} \\ \text { (STBC) } \end{gathered}$ | General-purpose I/O port <br> A pull-up resistor can be set (RD64 = "1") using the pull-up resistor setting register (RDR6). The setting does not apply for ports set as outputs (D64 = "1": invalid at the output setting). |
|  |  | PPG01 |  | Functions as the PPG01 output when PPG output is enabled. |
| 62 | 64 | P65 | $\begin{gathered} \mathrm{D} \\ \text { (STBC) } \end{gathered}$ | General-purpose I/O port <br> A pull-up resistor can be set (RD65 = "1") using the pull-up resistor setting register (RDR6). The setting does not apply for ports set as outputs (D65 = "1": invalid at the output setting). |
|  |  | CKOT |  | Functions as the CKOT output when CKOT is operating. |
| 63 | 65 | P66 | $\begin{gathered} \mathrm{D} \\ \text { (STBC) } \end{gathered}$ | General-purpose I/O port <br> A pull-up resistor can be set (RD66 = "1") using the pull-up resistor setting register (RDR6). The setting does not apply for ports set as outputs (D66 = "1": invalid at the output setting). |
|  |  | PPG10 |  | Functions as the PPG10 output when PPG output is enabled. |
| 64 | 66 | P67 | $\begin{gathered} \mathrm{D} \\ \text { (STBC) } \end{gathered}$ | General-purpose I/O port <br> A pull-up resistor can be set (RD67 = "1") using the pull-up resistor setting register (RDR6). The setting does not apply for ports set as outputs (D67 = "1": invalid at the output setting). |
|  |  | PPG11 |  | Functions as the PPG11 output when PPG output is enabled. |
| 65 | 67 | P90 | I | General-purpose I/O port |
|  |  | AINO |  | Input to channel 0 of the 8/16-bit up/down timer. |
|  |  | IRQ6 |  | Functions as an interrupt request input. |
| 66 | 68 | P91 | $\begin{gathered} 1 \\ \text { (STBC) } \end{gathered}$ | General-purpose I/O port |
|  |  | BINO |  | Input to channel 0 of the $8 / 16$-bit up/down timer. |

STBC: Incorporates standby control
(Continued)
*1: LQFP (FPT-100P-M05)
*2: QFP (FPT-100P-M06)

## MB90630A Series

(Continued)

| Pin no. |  | Pin name | Circuit type | Function |
| :---: | :---: | :---: | :---: | :---: |
| LQFP** | QFP* ${ }^{\text {2 }}$ |  |  |  |
| 67 | 69 | P92 | $\begin{gathered} \hline 1 \\ \text { (STBC) } \end{gathered}$ | General-purpose I/O port |
|  |  | ZIN0 |  | Input to channel 0 of the 8/16-bit up/down timer. |
| 68 | 70 | P93 | I | General-purpose I/O port |
|  |  | AIN1 |  | Input to channel 1 of the 8/16-bit up/down timer. |
|  |  | IRQ7 |  | Functions as an interrupt request input. |
| 69 | 71 | P94 | $\begin{gathered} \text { I } \\ \text { (STBC) } \end{gathered}$ | General-purpose I/O port |
|  |  | BIN1 |  | Input to channel 1 of the 8/16-bit up/down timer. |
| 70 | 72 | P95 | $\begin{gathered} \text { I } \\ \text { (STBC) } \end{gathered}$ | General-purpose I/O port |
|  |  | ZIN1 |  | Input to channel 1 of the 8/16-bit up/down timer. |
| 71 | 73 | P96 | $\begin{gathered} 1 \\ \text { (STBC) } \end{gathered}$ | General-purpose I/O port |
|  |  | IN0 |  | Trigger input for channel 0 of the input capture. |
| 72 | 74 | P97 | $\begin{gathered} \mathrm{I} \\ \text { (STBC) } \end{gathered}$ | General-purpose I/O port |
|  |  | IN1 |  | Trigger input for channel 1 of the input capture. |
| 73 | 75 | PA0 | $\begin{gathered} \mathrm{H} \\ \text { (STBC) } \end{gathered}$ | General-purpose I/O port |
|  |  | OUTO |  | Event output for channel 0 of the output compare. |
| 74 | 76 | PA1 | $\begin{array}{\|c} \mathrm{H} \\ \text { (STBC) } \end{array}$ | General-purpose I/O port |
|  |  | OUT1 |  | Event output for channel 1 of the output compare. |
| 76 | 78 | PA2 | $\begin{gathered} \mathrm{H} \\ \text { (STBC) } \end{gathered}$ | General-purpose I/O port |
|  |  | OUT2 |  | Event output for channel 2 of the output compare. |
| 77 | 79 | PA3 | $\begin{gathered} \mathrm{H} \\ \text { (STBC) } \end{gathered}$ | General-purpose I/O port |
|  |  | OUT3 |  | Event output for channel 3 of the output compare. |
| 78 | 80 | PA4 | $\begin{gathered} \mathrm{H} \\ \text { (STBC) } \end{gathered}$ | General-purpose I/O port |
| 32 | 34 | AV cc | - | A/D converter power supply pin |
| 35 | 37 | AVss | - | A/D converter power supply pin |
| 33 | 35 | AVRH | - | A/D converter external reference power supply pin |
| 34 | 36 | AVRL | - | A/D converter external reference power supply pin |
| 28 | 30 | DVRH | - | D/A converter external reference power supply pin |
| 29 | 31 | DVss | - | D/A converter power supply pin |
| 47 to 49 | 49 to 51 | MD0 to MD2 | C | Operating mode selection pins. Connect directly to Vcc or $\mathrm{V} s \mathrm{~s}$. |
| 21, 82 | 23, 84 | Vcc | - | Power supply ( 5.0 V ) input pin |
| 9, 40, 79 | 11, 42, 81 | Vss | - | Power supply ( 0.0 V ) input pin |

## STBC: Incorporates standby control

*1: LQFP (FPT-100P-M05)
*2: QFP (FPT-100P-M06)

## MB90630A Series

## I/O CIRCUIT TYPE

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| A |  | - Oscillator feedback Registance $1 \mathrm{M} \Omega$ (approx.) |
| B |  | - Hysteresis input with pull-up Registance $50 \mathrm{k} \Omega$ (approx.) |
| C | $\square — — — — D^{H Y S}$ | - Hysteresis input port |
| D |  | - Incorporates pull-up resistor control (for input) Registance $50 \mathrm{k} \Omega$ (approx.) <br> - CMOS level I/O |
| E |  | - Incorporates pull-up resistor control (for input) Registance $50 \mathrm{k} \Omega$ (approx.) <br> - CMOS level output <br> - Hysteresis input |
| F |  | - CMOS level I/O <br> - Open-drain control signal |

(Continued)

## MB90630A Series

(Continued)

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| G |  | - CMOS level output <br> - Hysteresis input <br> - Incorporates open-drain control |
| H |  | - CMOS level I/O |
| 1 |  | - CMOS level output <br> - Hysteresis input |
| K |  | - CMOS level I/O <br> - Analog input |
| L |  | - CMOS level I/O <br> - Analog output <br> - Shared with D/A outputs |
| M |  | - Incorporates pull-up resistor control (for input) Registance $50 \mathrm{k} \Omega$ (approx.) <br> - CMOS level output <br> - Hysteresis input |

## MB90630A Series

## HANDLING DEVICES

## 1. Preventing Latch-up

Latch-up occurs in a CMOS IC if a voltage greater than $\mathrm{V}_{\mathrm{cc}}$ or less than $\mathrm{V}_{\text {ss }}$ is applied to an input or output pin or if the voltage applied between Vcc and Vss exceeds the rating. If latch-up occurs, the power supply current increases rapidly resulting in thermal damage to circuit elements. Therefore, ensure that maximum ratings are not exceeded in circuit operation.
For the same reason, also ensure that the analog supply voltage does not exceed the digital supply voltage.

## 2. Treatment of Unused Pins

Leaving unused input pins unconnected can cause misoperation. Always pull-up or pull-down unused pins.

## 3. External Reset Input

To reliably reset the controller by inputting an " L " level to the RST pin, ensure that the "L" level is applied for at least five machine cycles. Take particular note when using an external clock input.

## 4. Vcc and Vss Pins

Ensure that all Vcc pins are at the same voltage. The same applies for the Vss pins.

## 5. Precautions when Using an External Clock

Drive the X0 pin only when using an external clock.

- Using an external clock



## 6. A/D Converter Power Supply and the Turn-on Sequence for Analog Inputs

Always turn off the $A / D$ converter power supply ( $\mathrm{AVcc}, \mathrm{AVRH}, \mathrm{AVRL}$ ) and analog inputs (AN0 to AN7) before turning off the digital power supply (Vcc).
When turning the power on or off, ensure that AVRH does not exceed AVcc.
Also, when using the analog input pins as input ports, ensure that the input voltage does not exceed AV cc.

## 7. Program Mode

All bits ( $64 \mathrm{~K} \times 16$ bits) in the MB90P634A are " 1 " on delivery from Fujitsu or after erasing. To write data, selectively program the desired bits to " 0 ". The value " 1 " cannot be written electrically.

## MB90630A Series

## 8. Recommended Screening Conditions

High temperature aging is recommended as the pre-assembly screening procedure.
9. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of $100 \%$ cannot be assured at all times.


## 10. Power Supply Voltage Fluctuations

Although $\mathrm{V}_{\text {cc }}$ power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that Vcc ripple fluctuations ( $\mathrm{P}-\mathrm{P}$ value) will be less than $10 \%$ of the standard V cc value at the commercial frequency ( 50 to 60 Hz ) and the transient fluctuation rate will be less than $0.1 \mathrm{~V} / \mathrm{ms}$ at the time of 2 momentary fluctuation such as when power is switched.

## MB90630A Series

## PROGRAMMING THE EPROM IN THE MB90P634A

In EPROM mode, the MB90P634A function as MBM27C1000 equivalents. By using a dedicated adapter socket, the devices can be programmed using a standard EPROM programmer.

1. Pin Assignment in EPROM Mode

- Pins compatible with the MBM27C1000

| MBM27C1000 |  | MB90P634A |  |
| :---: | :---: | :---: | :---: |
| Pin number | Pin name | Pin number | Pin name |
| 1 | VPP | 49 | MD2 (VPP) |
| 2 | OE | 10 | P32 |
| 3 | A15 | 98 | P17 |
| 4 | A12 | 95 | P14 |
| 5 | A07 | 6 | P27 |
| 6 | A06 | 5 | P26 |
| 7 | A05 | 4 | P25 |
| 8 | A04 | 3 | P24 |
| 9 | A03 | 2 | P23 |
| 10 | A02 | 1 | P22 |
| 11 | A01 | 100 | P21 |
| 12 | A00 | 99 | P20 |
| 13 | D00 | 83 | P00 |
| 14 | D01 | 84 | P01 |
| 15 | D02 | 85 | P02 |
| 16 | GND | - | - |
| 32 | Vcc | - | - |
| 31 | PGM | 11 | P33 |
| 30 | NC | - | - |
| 29 | A14 | 97 | P16 |
| 28 | A13 | 96 | P15 |
| 27 | A08 | 91 | P10 |
| 26 | A09 | 92 | P11 |
| 25 | A11 | 94 | P13 |
| 24 | A16 | 7 | P30 |
| 23 | A10 | 93 | P12 |
| 22 | CE | 8 | P31 |
| 21 | D07 | 90 | P07 |

(Continued)

## MB90630A Series

(Continued)

| MBM27C1000 |  | MB90P634A |  |
| :---: | :---: | :---: | :---: |
| Pin number | Pin name | Pin number | Pin name |
| 20 | D06 | 89 | P06 |
| 19 | D05 | 88 | P05 |
| 18 | D04 | 87 | P04 |
| 17 | D03 | 86 | P03 |

- Power supply and GND connection pins

| Type | Pin number | Pin name |
| :---: | :---: | :---: |
| Power supply $\left(\mathrm{V}_{\text {cc }}\right)$ | 28 | DVRH |
|  | 50 | AST |
|  | 21,82 | Vcc |
| GND | 9 | $\mathrm{~V}_{\text {ss }}$ |
|  | 34 | AVRL |
|  | 35 | AVss |
|  | 40 | $\mathrm{~V}_{\text {ss }}$ |
|  | 29 | DVs |
|  | 75 | RST |
|  | 79 | Vss |
|  | 12 | P34 |
|  | 13 | P35 |

## MB90630A Series

- Pins other than MBM27C1000-compatible pins

| Pin number | Pin name | Treatment |
| :--- | :--- | :--- |
| 47 | MD0 |  |
| 48 | MD1 | Pull-up (4.7 k $\Omega$ ) |
| 80 | X0 | OPEN |
| 81 | X1 |  |
| 15 | P37 |  |
| 16 to 20 | P40 to P44 |  |
| 22 to 24 | P45 to P47 |  |
| 25 to 27 | P70 to P72 |  |
| 30 | P73 |  |
| 31 | P50 to P53 |  |
| 36 to 39 | P54 to P57 |  |
| 41 to 44 | P80 |  |
| 45 | P82 to P87 | Connect pull-up resistors of |
| 46 | P60 to P67 | approximately 1 M 2 to each pin |
| 51 to 56 | P90 to P97 |  |
| 57 to 64 | PA0 |  |
| 65 to 72 | PA1 |  |
| 73 | PA2 |  |
| 74 | PA3 |  |
| 77 | PA4 |  |
| 78 |  |  |

## 2. EPROM Programmer Socket Adapter

| Part no. | Package | Compatible socket adapter <br> Sun Hayato Co., Ltd. |
| :---: | :--- | :--- |
| MB90P634APFV | SQFP-100 | ROM-100SQF-32DP-16L |

Inquiry: Sun Hayato Co., Ltd.: TEL: (81)-3-3986-0403
FAX: (81)-3-5396-9106

## MB90630A Series

## 3. Programming Procedure

(1) Set the EPROM programmer for a MBM27C1000.
(2) Load the program data between $1000 \boldsymbol{0}_{\boldsymbol{H}}$ and 1 FFFF in the EPROM programmer.

In the MB90P634A, ROM addresses FFFFFFH to FF0000 н in operating mode correspond to addresses 1 FFFFH to 10000 н in EPROM mode.
(FFFFFFH
(3) Set the MB90P634A, in the adapter socket and connect the adapter socket to the EPROM programmer. Take care to correctly align the device with the adapter.
(4) Perform programming.
(5) If programming cannot be performed successfully, connect a $0.1 \mu \mathrm{~F}$ or similar capacitor between Vcc and GND and between Vpp and GND.

Note: As mask ROM products (MB90632A, 634A) do not support EPROM mode, data cannot be read using an EPROM programmer. Performing a blank check for other than the above addresses results in either nonEPROM addresses being read or the blank check being unable to be performed.

## MB90630A Series

## BLOCK DIAGRAM



## MB90630A Series

## F²MC-16L CPU PROGRAMMING MODEL

## - Dedicated Registers

| AH | AL |
| :---: | :---: |
|  | USP |
|  | SSP |
| PS |  |
| PC |  |
| USPCU |  |
| SSPCU |  |
| USPCL |  |
| SSPCL |  |

Accumulator
User stack pointer
System stack pointer
Processor status
Program counter
User stack upper register
System stack upper register
User stack lower register
System stack lower register
Direct page register

| PCB |
| :---: |
| DTB |
| USB |
| SSB |
| ADB |

Program bank register
Data bank register
User stack bank register
System stack bank register
Additional data bank register

## - General-purpose Registers



- Processor Status (PS)



## MB90630A Series

## MEMORY MAP



| Type | Address \#1 | Address \#2 | Address \#3 |
| :--- | :---: | :---: | :---: |
| MB90632A | FF8000H | 008000 H | 000500 H |
| MB90634A | FF0000H | 004000 H | 000900 H |
| MB90P634A | FF0000H | 004000 H | 000 D 00 H |

## MB90630A Series

## I/O MAP

| Address | Register | Register name | Access | Resource | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00н | Port 0 data register | PDR0 | R/W | Port 0 | XXXXXXXX |
| 01H | Port 1 data register | PDR1 | R/W | Port 1 | XXXXXXXX |
| 02н | Port 2 data register | PDR2 | R/W | Port 2 | XXXXXXXX |
| 03н | Port 3 data register | PDR3 | R/W | Port 3 | XXXXXXXX |
| 04 | Port 4 data register | PDR4 | R/W | Port 4 | XXXXXXXX |
| 05 | Port 5 data register | PDR5 | R/W | Port 5 | XXXXXXXX |
| 06н | Port 6 data register | PDR6 | R/W | Port 6 | XXXXXXXX |
| 07 | Port 7 data register | PDR7 | R/W | Port 7 | ---XXXXX |
| 08н | Port 8 data register | PDR8 | R/W | Port 8 | XXXXXXXX |
| 09н | Port 9 data register | PDR9 | R/W | Port 9 | XXXXXXXX |
| ОАн | Port A data register | PDRA | R/W | Port A | ---XXXXX |
| OB to 0F\% | Reserved area |  |  |  |  |
| 10 H | Port 0 direction register | DDR0 | R/W | Port 0 | 00000000 |
| 11н | Port 1 direction register | DDR1 | R/W | Port 1 | 00000000 |
| 12н | Port 2 direction register | DDR2 | R/W | Port 2 | 00000000 |
| 13н | Port 3 direction register | DDR3 | R/W | Port 3 | 00000000 |
| 14 H | Port 4 direction register | DDR4 | R/W | Port 4 | 00000000 |
| 15 H | Port 5 direction register | DDR5 | R/W | Port 5 | 00000000 |
| 16 H | Port 6 direction register | DDR6 | R/W | Port 6 | 00000000 |
| 17 ${ }^{\text {}}$ | Port 7 direction register | DDR7 | R/W | Port 7 | ---00000 |
| 18н | Port 8 direction register | DDR8 | R/W | Port 8 | 00000000 |
| 19н | Port 9 direction register | DDR9 | R/W | Port 9 | 00000000 |
| $1 \mathrm{~A}_{\mathrm{H}}$ | Port A direction register | DDRA | R/W | Port A | ---00000 |
| 1 B н | Port 4 pin register | ODR4 | R/W | Port 4 | 00000000 |
| 1 CH | Port 0 resistance register | RDR0 | R/W | Port 0 | 00000000 |
| 1D ${ }_{\text {H }}$ | Port 1 resistance register | RDR1 | R/W | Port 1 | 00000000 |
| 1 Ен $^{\text {¢ }}$ | Port 6 resistance register | RDR6 | R/W | Port 6 | 00000000 |
| 1 FH | Analog input enable register | ADER | R/W | Port 5, A/D | 11111111 |
| 20н | Serial mode register 0 | SMR0 | R/W | UART0 | 00000000 |
| 21 H | Serial control register 0 | SCR0 | R/W |  | 00000100 |
| 22н | Serial input register/ Serial output register 0 | $\begin{aligned} & \text { SIDR/ } \\ & \text { SODRO } \end{aligned}$ | R/W |  | XXXXXXXX |

(Continued)

## MB90630A Series

| Address | Register | Register | Access | Resource | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 23н | Serial status register 0 | SSR0 | R/W | UART0 | 00001-00 |
| 24 | Serial mode control status register 0 | SMCS0 | R/W | I/O expansion serial interface 0 | ---0000 |
| 25 | Serial mode control status register 0 | SMCS0 | R/W |  | 00000010 |
| 26н | Serial data register 0 | SDR0 | R/W |  | XXXXXXXX |
| 27 | Clock division control register | CDCR | R/W | Communications prescaler | 0---1111 |
| 28H | Serial mode control status register 1 | SMCS1 | R/W | I/O expansion serial interface 1 | ----0000 |
| 29н | Serial mode control status register 1 | SMCS1 | R/W |  | 00000010 |
| 2 Ан $^{\text {¢ }}$ | Serial data register 1 | SDR1 | R/W |  | XXXXXXXX |
| 2B to 2FH | Reserved area |  |  |  |  |
| 30н | Interrupt/DTP enable register | ENIR | R/W | DTP/External interrupts | 00000000 |
| 31H | Interrupt/DTP source register | EIRR | R/W |  | XXXXXXXX |
| 32н | Request level setting register | ELVR | R/W |  | 00000000 |
| 33н |  |  |  |  | 00000000 |
| 34 to 35 н | Reserved area |  |  |  |  |
| 36н | Control status register | ADCS1 | R/W | A/D converter | 00000000 |
| 37 ${ }^{\text {}}$ |  | ADCS2 |  |  | 00000000 |
| 38н | Data register | ADCR1 | R |  | XXXXXXXX |
| 39н |  | ADCR2 |  |  | XXXXXXXX |
| ЗАн | D/A converter data register 0 | DATO | R/W | D/A converter | XXXXXXXX |
| 3Вн | D/A converter data register 1 | DAT1 | R/W |  | XXXXXXXX |
| 3CH | D/A control register 0 | DACR0 | R/W |  | -------0 |
| 3D | D/A control register 1 | DACR1 | R/W |  | -------0 |
| ЗЕн | Clock control register | CLKR | R/W | CKOT output | -----000 |
| $3 \mathrm{~F}_{\mathrm{H}}$ | Reserved area |  |  |  |  |
| 40 | Reload register L (channel 0) | PRLLO | R/W | 8/16 bit PPG | XXXXXXXX |
| 41H | Reload register H (channel 0) | PRLH0 | R/W |  | XXXXXXXX |
| 42н | Reload register L (channel 1) | PRLL1 | R/W |  | XXXXXXXX |
| 43- | Reload register H (channel 1) | PRLH1 | R/W |  | XXXXXXXX |
| 44 | PPG0 operation mode control register | PPGC0 | R/W |  | 0X000XX1 |
| 45 H | PPG1 operation mode control register | PPGC1 | R/W |  | 0X000001 |
| 46н | PPG0, 1 output control register | PPGOE | R/W |  | 00000000 |
| 47 to 4FH | Reserved area |  |  |  |  |
| 50н | Lower compare register channel 0 | OCCP0 | R/W | 16-bit I/O timer output compare (channel 0 to 3 ) | XXXXXXXX |

(Continued)

## MB90630A Series

| Address | Register | Register name | Access | Resource | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 51, | Upper compare register channel 0 | OCCPO | R/W | 16-bit I/O timer Output compare (channel 0 to 3 ) | XXXXXXXX |
| 52н | Lower compare register channel 1 | OCCP1 | R/W |  | XXXXXXXX |
| 53н | Upper compare register channel 1 |  |  |  | XXXXXXXX |
| 54 | Lower compare register channel 2 | OCCP2 | R/W |  | XXXXXXXX |
| 55н | Upper compare register channel 2 |  |  |  | XXXXXXXX |
| 56н | Lower compare register channel 3 | OCCP3 | R/W |  | XXXXXXXX |
| 57 | Upper compare register channel 3 |  |  |  | XXXXXXXX |
| 58н | Compare control status register channel 0 | OCSO | R/W |  | ---00000 |
| 59н | Compare control status register channel 1 | OCS1 | R/W |  | 0000--00 |
| 5 Ан $^{\text {¢ }}$ | Compare control status register channel 2 | OCS2 | R/W |  | ---00000 |
| 5Вн | Compare control status register channel 3 | OCS3 | R/W |  | 0000--00 |
| 5C to 5F\% | Reserved area |  |  |  |  |
| 60н | Lower input capture register channel 0 | IPCP0 | R | 16-bit I/O timer Input capture (channel 0, 1) | XXXXXXXX |
| 61н | Upper input capture register channel 0 |  | R |  | XXXXXXXX |
| 62н | Lower input capture register channel 1 | IPCP1 | R |  | XXXXXXXX |
| 63н | Upper input capture register channel 1 |  | R |  | XXXXXXXX |
| 64 | Input capture control status register | ICS | R/W |  | 00000000 |
| 65 | Reserved area | - | - |  | ----- |
| 66\% | Lower timer data register | TCDTL | R/W | 16-bit I/O timer Free-run timer (channel 0, 1) | 00000000 |
| 67 H | Upper timer data register | TCDTH | R/W |  | 00000000 |
| 68 | Timer control status register | TCCS | R/W |  | 00000000 |
| 69 to 6FH | Reserved area |  |  |  |  |
| 70н | Up/down count register channel 0 | UDCR0 | R | 8/16-bit up/down timer/counter | 00000000 |
| 71 ${ }^{\text {¢ }}$ | Up/down count register channel 1 | UDCR1 |  |  | 00000000 |
| 72н | Reload compare register channel 0 | RCR0 | W |  | 00000000 |
| 73н | Reload compare register channel 1 | RCR1 |  |  | 00000000 |
| 74 | Counter status register channel 0 | CSR0 | R/W |  | 00000000 |
| 75 | Reserved area | - | - |  | --------- |
| 76 | Counter control register channel 0 | CCRLO | R/W |  | -0000000 |
| 77 |  | CCRH0 |  |  | 00000000 |
| 78н | Counter status register channel 1 | CSR1 | R/W |  | 00000000 |
| 79 | Reserved area | - | - |  | ---- |
| 7 Ан $^{\text {¢ }}$ | Counter control register channel 1 | CCRL1 | R/W |  | -0000000 |

(Continued)

## MB90630A Series

| Address | Register | Register name | Acces s | Resource | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 7Вн | Counter control register channel 1 | CCRH1 | R/W | 8/16-bit up/down timer/counter | -0000000 |
| 7C to 87\% | Reserved area |  |  |  |  |
| 88н | Serial mode register 1 | SMR1 | R/W | UART1 | 00000000 |
| 89н | Serial control register 1 | SCR1 | R/W |  | 00000100 |
| 8Ан | Serial input register $1 /$ serial output register 1 | $\begin{aligned} & \text { SIDR1/ } \\ & \text { SODR1 } \end{aligned}$ | R/W |  | XXXXXXXX |
| 8Вн | Serial status register 1 | SSR1 | R/W |  | 00001-00 |
| 8C to 9Eн | Reserved area (Accessing 90н to 9Eн is prohibited.) |  |  |  |  |
| 9Fн | Delayed interrupt generation/ clear register | DIRR | R/W | Delayed interrupt generation module | -------0 |
| $\mathrm{AOH}^{\text {H}}$ | Low-power consumption mode register | LPMCR | R/W | Low-power consumption | 00011000 |
| A1H | Clock selection register | CKSCR | R/W | Low-power consumption | 11001100 |
| A2 to A4H | Reserved area |  |  |  |  |
| A5 | Auto-ready function selection register | ARSR | W | External pins | 0011--00 |
| A6 ${ }^{\text {}}$ | External address output control register | HACR | W | External pins | ----0000 |
| A7 ${ }^{\text {a }}$ | Bus control signal selection register | ECSR | W | External pins | 0000*00- |
| A8н | Watchdog timer control register | WDTC | R/W | Watchdog timer | XXXXX111 |
| A9 ${ }^{\text {}}$ | Timebase timer control register | TBTC | R/W | Timebase timer | 1--00100 |
| AA to $\mathrm{AFH}_{\mathrm{H}}$ | Reserved area |  |  |  |  |
| BOH | Interrupt control register 00 | ICR00 | R/W | Interrupt controller | 00000111 |
| B1н | Interrupt control register 01 | ICR01 | R/W |  | 00000111 |
| B2н | Interrupt control register 02 | ICR02 | R/W |  | 00000111 |
| В3н | Interrupt control register 03 | ICR03 | R/W |  | 00000111 |
| B4н | Interrupt control register 04 | ICR04 | R/W |  | 00000111 |
| B5- | Interrupt control register 05 | ICR05 | R/W |  | 00000111 |
| B6 | Interrupt control register 06 | ICR06 | R/W |  | 00000111 |
| B7 ${ }^{\text {}}$ | Interrupt control register 07 | ICR07 | R/W |  | 00000111 |
| B8н | Interrupt control register 08 | ICR08 | R/W |  | 00000111 |
| В9н | Interrupt control register 09 | ICR09 | R/W |  | 00000111 |
| ВАн | Interrupt control register 10 | ICR10 | R/W |  | 00000111 |
| ВВн | Interrupt control register 11 | ICR11 | R/W |  | 00000111 |
| BCH | Interrupt control register 12 | ICR12 | R/W |  | 00000111 |
| BD | Interrupt control register 13 | ICR13 | R/W |  | 00000111 |

(Continued)

## MB90630A Series

(Continued)

| Address | Register | Register <br> name | Acces <br> $\mathbf{s}$ | Resource | Initial value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{BE}_{\mathrm{H}}$ | Interrupt control register 14 | ICR14 | R/W | Interrupt controller | 00000111 |
| BFH | Interrupt control register 15 | ICR15 | R/W |  |  |
| C 0 to $\mathrm{FFH}_{\mathrm{H}}$ | Reserved area | - | - | - | - |

Initial values
0 : The initial value of this bit is " 0 ".
1: The initial value of this bit is " 1 ".
*: The initial value of this bit is " 0 " or " 1 ".
$X$ : The initial value of this bit is undefined.
-: This bit is not used. The initial value is undefined.
Note: Areas below address 0000FFH not listed in the table are reserved areas. These addresses are accessed by internal access. No access signals are output on the external bus.

## MB90630A Series

INTERRUPT VECTOR AND INTERRUPT CONTROL REGISTER ASSIGNMENTS TO INTERRUPT SOURCES

| Interrupt source | ${ }^{12} \mathrm{OS}$ support | Interrupt vector |  | Interrupt control register |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Number | Address | ICR | Address |
| Reset | $\times$ | \#08 | FFFFDC ${ }_{\text {н }}$ | - | - |
| INT 9 instruction | $\times$ | \#09 | FFFFD8 | - | - |
| Exception | $\times$ | \#10 | FFFFD4 ${ }_{\text {н }}$ | - | - |
| A/D converter | $\bigcirc$ | \#11 | FFFFD0н | ICR00 | 0000B0H |
| DTP 0 (External interrupt 0) | $\bigcirc$ | \#13 | FFFFC8H | ICR01 | $0000 \mathrm{B1} \mathrm{H}^{\text {2 }}$ |
| 16-bit free-run timer (I/O timer) overflow | $\bigcirc$ | \#14 | FFFFC4 ${ }_{\text {¢ }}$ |  |  |
| I/O expansion serial 1 | $\bigcirc$ | \#15 | FFFFC0\% | ICR02 | 0000B2н |
| DTP 1 (External interrupt 1) | $\bigcirc$ | \#16 | FFFFBC ${ }_{\text {н }}$ |  |  |
| I/O expansion serial 2 | $\bigcirc$ | \#17 | FFFFB8 ${ }_{\text {+ }}$ | ICR03 | 0000B3н |
| DTP 2 (External interrupt 2) | $\bigcirc$ | \#18 | FFFFB4 ${ }_{\text {¢ }}$ |  |  |
| DTP 3 (External interrupt 3) | $\bigcirc$ | \#19 | FFFFB0н | ICR04 | 0000B4н |
| 8/16-bit PPG 0 counter borrow | $\bigcirc$ | \#20 | FFFFAC |  |  |
| 8/16-bit U/D counter 0 compare | $\bigcirc$ | \#21 | FFFFA8H | ICR05 | 0000B5 ${ }^{\text {H }}$ |
| 8/16-bit U/D counter 0 underflow/ overflow, up/down invert | $\bigcirc$ | \#22 | FFFFA4 ${ }_{\text {H }}$ |  |  |
| 8/16-bit PPG 1 counter borrow | $\bigcirc$ | \#23 | FFFFA0н | ICR06 | 0000B6н |
| DTP 4/5 (External interrupt 4/5) | $\bigcirc$ | \#24 | FFFF9C ${ }_{\text {н }}$ |  |  |
| Output compare (channel 2 ) match (/O timer) | $\bigcirc$ | \#25 | FFFF98н | ICR07 | 0000B7\% |
| Output compare (channel 3) match (I/O timer) | $\bigcirc$ | \#26 | FFFF94 |  |  |
| DTP 6 (External interrupt 6) | $\bigcirc$ | \#28 | FFFF88 ${ }_{\text {н }}$ | ICR08 | 0000B8н |
| 8/16-bit U/D counter 1 compare | $\bigcirc$ | \#29 | FFFF88 | ICR09 | 0000B9н |
| 8/16-bit U/D counter 1 underflow/ overflow, up/down invert | $\bigcirc$ | \#30 | FFFF84 ${ }_{\text {H }}$ |  |  |
| Input capture (channel 0) read (I/O timer) | $\bigcirc$ | \#31 | FFFF80н | ICR10 | 0000ВАн |
| Input capture (channel 1) read (I/O timer) | $\bigcirc$ | \#32 | FFFF7C ${ }_{\text {н }}$ |  |  |
| Output compare (channel 0) match (I/O timer) | $\bigcirc$ | \#33 | FFFF78 ${ }_{\text {н }}$ | ICR11 | 0000ВВн |
| Output compare (channel 1) match (//O timer) | $\bigcirc$ | \#34 | FFFFF74 |  |  |
| DTP 7 (External interrupt 7) | $\bigcirc$ | \#36 | FFFF6C ${ }_{\text {н }}$ | ICR12 | 0000 BCH |
| UART0 receive complete | $\bigcirc$ | \#37 | FFFF68 | ICR13 | 0000BDн |
| UART1 receive complete | $\bigcirc$ | \#38 | FFFF64 ${ }_{\text {н }}$ |  |  |
| UART0 transmit complete | $\bigcirc$ | \#39 | FFFF60 ${ }_{\text {н }}$ | ICR14 | 0000ВЕн |
| UART1 transmit complete | $\bigcirc$ | \#40 | FFFF5C |  |  |
| Reserved | $\times$ | \#41 | FFFF58 | ICR15 | 0000BFн |
| Delayed interrupt | $\times$ | \#42 | FFFF54 |  |  |

$\bigcirc$ : Indicates that the interrupt request flag is cleared by the $\mathrm{I}^{2} \mathrm{OS}$ interrupt clear signal (no stop request).
©: Indicates that the interrupt request flag is cleared by the $I^{2} \mathrm{OS}$ interrupt clear signal (stop request present).
$x$ : Indicates that the interrupt request flag is not cleared by the $\mathrm{I}^{2} \mathrm{OS}$ interrupt clear signal.
Note: For resources in which two interrupt sources share the same interrupt number, the ${ }^{2}$ OS interrupt clear signal clears both interrupt request flags.

## MB90630A Series

## PERIPHERAL RESOURCES

## 1. Parallel Ports

## (1) I/O Ports

Each port pin can be specified as either an input or output by its corresponding direction register when the pin is not set for use by a peripheral. When a port is set as an input, reading the data register always reads the value corresponding to the pin level. When a port is set as an output, reading the data register reads the data register latch value. The same applies when reading using a read-modify-write instruction.
When used as control outputs, reading the data register reads the control output value, irrespective of the direction register value.
Note that if a read-modify-write instruction (set bit or similar instruction) is used to set output data in the data register before switching a pin from input to output, the instruction reads the input level at the pin and not the data register latch value.

## - Block Diagram



## MB90630A Series

## (2) Register Configuration


$\begin{array}{lllllllll}\text { bit } & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8\end{array}$

Port 4 pin register (ODR4)
$\begin{array}{lllllllll}\text { bit } & 15 / 7 & 14 / 6 & 13 / 5 & 12 / 4 & 11 / 3 & 10 / 2 & 9 / 1 & 8 / 0\end{array}$

Address: 00001С ${ }^{\text {н }}$
Address: 00001D
Address: 00001Ен

| RD07 | RD06 | RD05 | RD04 | RD03 | RD02 | RD01 | RD00 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | | RD17 | RD16 | RD15 | RD14 | RD13 | RD12 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| RD11 | RD10 |  |  |  |  | | RD67 | RD66 | RD65 | RD64 | RD63 | RD62 |
| :--- | :--- | :--- | :--- | :--- | :--- |
| RD61 | RD60 |  |  |  |  |

$\begin{array}{lllllllll}\text { bit } & 15 & 14 & 13 & 12 & 11 & 10 & 9 & 8\end{array}$


Port 0 resistor register (RDRO) Port 1 resistor register (RDR1) Port 6 resistor register (RDR6)

Port 5 analog input enable register (ADER)

## MB90630A Series

## (3) Register Details

## - Port Data Registers

bit
PDR0
Address: $000000^{H}$

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P07 | P 06 | P 05 | P 04 | P 03 | P 02 | P 01 | P 00 |

Initial value Access
bit
PDR1
Address: 000001H

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P 17 | P 16 | P 15 | P 14 | P 13 | P 12 | P 11 | P 10 |

Undefined $R / W^{*}$
bit
PDR2
Address: 000002н

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P 27 | P 26 | P 25 | P 24 | P 23 | P 22 | P 21 | P 20 | Undefined R/W*

bit
PDR3
Address: 000003н

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P37 | P36 | P35 | P34 | P33 | P32 | P31 | P30 | Undefined $R / W^{*}$

PDR4
bit
Address: 000004


Undefined $R / W^{*}$
bit
PDR5
Address: 000005 ${ }^{\text {H }}$

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P57 | P56 | P55 | P54 | P53 | P52 | P51 | P50 | Undefined $\quad \mathrm{R} / \mathrm{W}^{*}$

bit
PDR6
Address: 000006

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P67 | P66 | P65 | P64 | P63 | P62 | P61 | P60 | Undefined R/W*

bit
PDR7
Address: 000007 ${ }^{\text {H }}$
 Undefined $\quad R / W^{*}$

PDR8
Address: 000008

\[

\] Undefined $\quad R / W^{*}$

bit
PDR9
Address: 000009н

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P97 | P 96 | P 95 | P 94 | P 93 | P 92 | P 91 | P 90 | Undefined R/W*

PDRA bit
Address: 00000Ан

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | PA4 | PA3 | PA2 | PA1 | PA0 | Undefined $R / W^{*}$

* : The operation of reading or writing to I/O ports is slightly different from reading or writing to memory, as follows.
- Input mode

Read: Reads the corresponding pin level.
Write: Writes to the output latch.

- Output mode

Read: Reads the value of the data register latch.
Write: The value is output from the corresponding pin.

## MB90630A Series

## - Port Direction Registers

DDR0
Address: 000010н

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D07 | D06 | D05 | D04 | D03 | D02 | D01 | D00 |

Initial value 00000000 в

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 | 00000000 в

DDR1
Address: 000011H

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D27 | D26 | D25 | D24 | D23 | D22 | D21 | D20 | 00000000в R/W

Address: 000012H
bit
DDR3
Address: 000013н

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D37 | D36 | D35 | D34 | D33 | D32 | D31 | D30 | 00000000в

bit
DDR4
Address: 000014H
 00000000в

R/W
bit
DDR5
Address: 000015 H

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D57 | D56 | D55 | D54 | D53 | D52 | D51 | D50 | 00000000в R/W


| bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 00000000в | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DDR6 <br> Address: 000016 | D67 | D66 | D65 | D64 | D63 | D62 | D61 | D60 |  |  |
| bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |  |  |
| DDR7 | - | - | - | D74 | D73 | D72 | D71 | D70 | ----000в | R/W |

bit
DDR8
Address: 000018

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D87 | D86 | D85 | D84 | D83 | D82 | D81 | D80 | 00000000b R/W

bit
DDR9
Address: 000019н

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D97 | D96 | D95 | D94 | D93 | D92 | D91 | D90 | 00000000 в R/W

Dit
Address: 00001 Ан


When pins are used as ports, the register bits control the corresponding pins as follows.
0 : Input mode
1: Output mode
Bits are set to " 0 " by a reset.

## MB90630A Series

## - Port Resistance Registers

RDR0
Address: 00001C ${ }_{H}$

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RD07 | RD06 | RD05 | RD04 | RD03 | RD02 | RD01 | RD00 |

Initial value 00000000в
bit
RDR1
Address: 00001D

| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RD17 | RD16 | RD15 | RD14 | RD13 | RD12 | RD11 | RD10 | 00000000в |

bit
RDR6
Address: 00001Ен

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RD67 | RD66 | RD65 | RD64 | RD63 | RD62 | RD61 | RD60 |

## - Block Diagram



Notes: • Input resistance register R/W
Controls the pull-up resistor in input mode.
0: Pull-up resistor disconnected in input mode.
1: Pull-up resistor connected in input mode.
The setting has no meaning in output mode (pull-up resistor disconnected).
The direction register (DDR) sets input or output mode.

- The pull-up resistor is disconnected in hardware standby or stop mode (SPL =1) (high impedance).
- This function is disabled when using an external bus. In this case, do not write to this register.


## MB90630A Series

## - Port Pin Register

bit
ODR4
Address: 00001Вн

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OD47 | OD46 | OD45 | OD44 | OD43 | OD42 | OD41 | OD40 | Initial value |

## - Block Diagram



Notes: • Pin register R/W
Performs open-drain control in output mode.
0 : Operate as a standard output port in output mode.
1: Operate as an open-drain output port in output mode.
The setting has no meaning in input mode (output $\mathrm{Hi}-\mathrm{z}$ ).
The direction register (DDR) sets input or output mode

- The pull-up resistor is disconnected in hardware standby or stop mode (SPL = 1) (high impedance).
- This function is disabled when using an external bus. In this case, do not write to this register.
- Analog Input Enable Register

ADER
Address: 00001FH

| $c$ | 13 | 14 | 13 | 12 | 11 | 10 | $c$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Controls each port 5 pin as follows.
0 : Port input mode
1: Analog input mode
Set to "1" by a reset.

## MB90630A Series

## 2. UART

The UART is a serial I/O port that can be used for CLK asynchronous (start-stop synchronization) or CLK synchronous communications. The UART has the following features.

- Full duplex, double buffered
- Supports asynchronous (start-stop synchronization) and CLK synchronous data transfer
- Supports multi-processor mode
- Built-in dedicated baud rate generator

Asynchronous: 9615, 31250, 4808, 2404, 1202 bps
CLK synchronous: $1 \mathrm{Mbps}, 500 \mathrm{Kbps}, 250 \mathrm{Kbps}, 125 \mathrm{Kbps}$, ar.uJuc. For $6,8,10,12$, or 16 MHz clock.

- Supports flexible baud rate setting using an external clock
- Error detect function (parity, framing, and overrun)
- NRZ type transmission signal
- Intelligent I/O service support


## (1) <br> Register Configuration

| 15 | 8 |
| :---: | :---: |
| CDCR | - |
| SCR | SMR |
| SSR | SIDR (R)/SODR (W) |
|  | 8 bits $\longrightarrow$ |
| $\longleftrightarrow$ bits $\longrightarrow$ |  |

> (R/W)
(R/W)
(R/W)

| bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Serial mode register 0, 1 <br> (SMR0, 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address: $\begin{array}{r}000020^{H} \\ 000088 \mathrm{H}\end{array}$ | MD1 | MD0 | CS2 | CS1 | CSO | Reserved | SCKE | SOE |  |
| bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | $\begin{aligned} & \text { Serial control register 0, } 1 \\ & \text { (SCR0, 1) } \end{aligned}$ |
| Address: $\begin{array}{r}000021_{\mathrm{H}} \\ 000089 \mathrm{H}\end{array}$ | PEN | P | SBL | CL | A/D | REC | RXE | TXE |  |
| bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Serial input register/ <br> Serial output register 0, 1 <br> (SIDR/SODR0, 1) |
| Address: $0000022^{\text {H }}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | $\begin{aligned} & \text { Serial status register } 0,1 \\ & (\text { SSR0, 1) } \end{aligned}$ |
| Address: $\begin{array}{r}000023 \text { н } \\ 00008 \mathrm{BH}\end{array}$ | PE | ORE | FRE | RDRF | TDRE | - | RIE | TIE |  |
| bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | Clock division control register (CDCR) |
| Address: 000027H | MD | - | - | - | DIV3 | DIV2 | DIV1 | DIVO |  |

## MB90630A Series

## (2) Block Diagram



## MB90630A Series

## 3. I/O Expansion Serial Interface

This block consists of an 8-bit serial I/O interface that can perform clock synchronous data transfer. Either LSBfirst or MSB-first data transfer can be selected.
The following two serial I/O operation modes are available.

- Internal shift clock mode: Data transfer is synchronized with the internal clock.
- External shift clock mode: Data transfer is synchronized with the clock input from the external pin (SCK). By manipulating the general-purpose port that shares the external pin (SCK), this mode also enables the data transfer operation to be driven by CPU instructions.


## (1) Register Configuration

| bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | Serial mode control status registers 0, 1 (SMCSO, 1) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address: $\begin{array}{r}000025 \mathrm{H} \\ 000029 \mathrm{H}\end{array}$ | SMD2 | SMD1 | SMD0 | SIE | SIR | BUSY | STOP | STRT |  |
| bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| Address: $\begin{array}{r}000024 \mathrm{H} \\ 000028 \mathrm{H}\end{array}$ | - | - | - | - | MODE | BDS | SOE | SCOE |  |
| bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| Address: 0000026 н | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | (SDR0, 1) |

## (2) Register Details

## - Serial Mode Control Status Register (SMCS)

| bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | Initial value 00000010в |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{r} \text { Address: } 000025 \mathrm{H} \\ 00002 \mathrm{H} \end{array}$ | SMD2 | SMD1 | SMD0 | SIE | SIR | BUSY | STOP | STRT |  |
|  | (R/W) | (R/W) | (R/W) | (R/W) | (R/W*) | (R) | (R/W) | (R/W*2) |  |
| bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Initial value ----0000в |
| Address: 000024 | - | - | - | - | MODE | BDS | SOE | SCOE |  |
| 000028H |  |  |  |  |  | (R/W) | (R/W) |  |  |

*1: Only "0" can be written.
*2: Only " 1 " can be written. Reading always returns " 0 ".
This register controls the transfer operation mode of the serial I/O. The following describes the function of each bit.
(a) [bit 3] Serial mode selection bit (MODE) This bit selects the conditions for starting operation from the halted state. Changing the mode during operation is prohibited.

| MODE | Operation |
| :---: | :--- |
| 0 | Start when STRT is set to "1". [Initial value] |
| 1 | Start on reading from or writing to the serial data register. |

The bit is initialized to " 0 " by a reset. The bit is readable and writable. Set to " 1 " when using the intelligent I/O service.

## MB90630A Series

(b) [bit 2] Transfer direction selection bit (BDS: Bit Direction Select)

Selects as follows at the time of serial data input and output whether the data are to be transferred in the order from LSB to MSB or vice versa.

| MODE | Operation |
| :---: | :--- |
| 0 | LSB-first [Initial value] |
| 1 | MSB-first |

(3) Block Diagram


## MB90630A Series

## 4. A/D Converter

The A/D converter converts analog input voltages to digital values. The A/D converter has the following features.

- Conversion time: Minimum of $5.2 \mu \mathrm{~s}$ per channel (for a 16 MHz machine clock)
- Uses RC-type successive approximation conversion with a sample and hold circuit.
- 10-bit resolution
- Eight program-selectable analog input channels

Single conversion mode : Selectively convert a one channel.
Scan conversion mode : Continuously convert multiple channels. Maximum of 8 programselectable channels.
Continuous conversion mode
Stop conversion mode
: Repeatedly convert specified channels.
: Convert one channel then halt until the next activation. (Enables synchronization of the conversion start timing.)

- An A/D conversion completion interrupt request to the CPU can be generated on the completion of $A / D$ conversion. This interrupt can activate $I^{2} O S$ to transfer the result of $A / D$ conversion to memory and is suitable for continuous operation.
- Activation by software, external trigger (falling edge), or timer (rising edge) can be selected.


## (1) Register Configuration

The A/D converter has the following registers.


Control status register (ADCS1, ADCS2)


Data register (ADCR1, ADCR2)

## MB90630A Series

(2) Block Diagram


## MB90630A Series

## 5. D/A Converter

This block is an R-2R type D/A converter with 8-bit resolution. The device contains two D/A converters. The D/A control register controls the output of the two D/A converters independently.

## (1) Register Configuration



## MB90630A Series

## 6. 8/16-bit PPG

This block is an 8-bit reload timer module. The block performs PPG output in which the pulse output is controlled by the operation of the timer.
The hardware consists of two 8-bit down-counters, four 8-bit reload registers, one 16-bit control register, two external pulse output pins, and two interrupt outputs. The PPG has the following functions.

- 8-bit PPG output in two channels independent operation mode:

Two independent PPG output channels are available.

- 16-bit PPG output operation mode
: One 16-bit PPG output channel is available.
- 8+8-bit PPG output operation mode
- PPG output operation
: Variable-period 8-bit PPG output operation is available by using the output of channel 0 as the clock input to channel 1.
: Outputs pulse waveforms with variable period and duty ratio. Can be used as a D/A converter in conjunction with an external circuit.


## (1) Register Configuration

| PPG0 operation mode control | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | PPGC0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address: channel 0 000044H | PENO | - | PE00 | PIE0 | PUF0 | - | - | Reserved |  |
| Read/write $\rightarrow$ | (R/W) | (-) | (R/W) | (R/W) | (R/W) | (-) | (-) | (-) |  |
| Initial value $\rightarrow$ | (0) | (X) | (0) | (0) | (0) | (X) | (X) | (1) |  |
| PPG1 operation mode control | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | PPGC1 |
| Address: channel 1000045 H | PEN1 | - | PE10 | PIE1 | PUF1 | MD1 | MD0 | Reserved |  |
| Read/write $\rightarrow$ | (R/W) | (-) | (R/W) | (R/W) | (R/W) | (R/W) | (R/W) | (-) |  |
| Initial value $\rightarrow$ | (0) | (X) | (0) | (0) | (0) | (0) | (0) | (1) |  |
| PPGO, 1 output control register | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | PPGOE |
| Address: channel 0,1000046н | PCS2 | PCS1 | PCSO | PCM2 | PCM1 | PCM0 | PE11 | PE01 |  |
| Read/write $\rightarrow$ | (R/W) | (R/W) | (R/W) | (R/W) | (R/W) | (R/W) | (R/W) | (R/W) |  |
| Initial value $\rightarrow$ | (0) | (0) | (0) | (0) | (0) | (0) | (0) | (0) |  |



PRLLO, 1

## MB90630A Series

## (2) Block Diagram

- 8/16-bit PPG (channel 0)



## MB90630A Series

- 8/16-bit PPG (channel 1)



## MB90630A Series

## 7. 8/16-bit Up/Down Counter/Timer

This block is an up/down counter/timer and consists of six event input pins, two 8-bit up/down counters, two 8bit reload/compare registers, and their control circuits.

## (1) Main Functions

- The 8 -bit count register can count in the range 0 to 256D (or 0 to 65535D in $1 \times 16$-bit operation mode).
- The count clock selection can select between four different count modes.

Count modes $\square$| $\square$ |
| :--- |

Timer mode
Up/down counter mode
Phase difference count mode ( $\times 2$ ) Phase difference count mode ( $\times 8$ )

- Two different internal count clocks are available in timer mode.
Count clock (at 16 MHz operation) - $\quad$ _ 125 ns (8 MHz: Divide by 2) $1.0 \mu \mathrm{~s}$ ( 1 MHz : Divide by 8 )
- In up/down count mode, you can select which edge to detect on the external pin input signal.

Detected edge


Detect falling edges
Detect rising edges
Detect both rising and falling edges
Edge detection disabled

- Phase difference count mode is suitable for motor encoder counting. By inputting the $A, B$, and $Z$ phase outputs from the encoder, a high-precision rotational angle, speed, or similar count can be implemented simply.
- Two different functions can be selected for the ZIN pin.

ZIN pin
Counter clear function
Gate function

- Compare and reload functions are available and can be used either independently or together. A variablewidth up/down count can be performed by activating both functions.
Compare/reload function


Compare function (Output an interrupt when a compare occurs.)
Compare function (Output an interrupt and clear the counter when a compare occurs.)
Reload function (Output an interrupt and reload when an underflow occurs.)

- Compare/reload function
(Output an interrupt and clear the counter when a compare occurs. Output an interrupt and reload when an underflow occurs.)
Compare/reload disabled
- Whether or not to generate an interrupt when a compare, reload (underflow), or overflow occurs can be set independently.
- The previous count direction can be determined from the count direction flag.
- An interrupt can be generated when the count direction changes.


## MB90630A Series

## (2) Register Configuration

The 8/16-bit up/down counter/timer has the following registers.

| 15 | 8 |
| :---: | :---: |
| UDCR1 | UDCR0 |
| RCR1 | RCR0 |
| Reversed area | CSR0 |
| CCRH0 | CCRL0 |
| Reversed area | CSR1 |
| CCRH1 | CCRL1 |
| 8 bits $\longrightarrow$ | 8 bits $\longrightarrow$ |


| bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Up/down count register channel 0 (UDCRO) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address: 000070 ${ }^{\text {H }}$ | D07 | D06 | D05 | D04 | D03 | D02 | D01 | D00 |  |
| bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | Up/down count register channel 1 (UDCR1) |
| Address: 000071H | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 |  |
| bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Reload compare register channel 0 (RCR1) |
| Address: 000072 ${ }^{\text {H }}$ | D07 | D06 | D05 | D04 | D03 | D02 | D01 | D00 |  |
| bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | Reload compare register channel 1 (RCR1) |
| Address: 000073 | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 |  |
| bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Counter status register channel 0 , (CSRO, 1) |
| Address: 000074 $\begin{array}{r}000078 \mathrm{H}\end{array}$ | CSTR | CITE | UDIE | CMPF | OVFF | UDFF | UDF1 | UDF0 |  |
| bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Counter status register channel 0 , (CCRLO, 1) |
| Address: 000076н | - | CTUT | UCRE | RLDE | UDCC | CGSC | CGE1 | CGE0 |  |
| bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | Counter control register channel 0 (CCRHO) |
| Address: 000077 ${ }^{\text {H }}$ | M16E | CDCF | CFIE | CLKS | CMS1 | CMSO | CES1 | CESO |  |
| bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Counter control register channel 1 (CCRH1) |
| Address: 00007B | - | CDCF | CFIE | CLKS | CMS1 | CMS0 | CES1 | CESO |  |

## MB90630A Series

## (3) Block Diagram

- 8/16-bit Up/Down Counter/Timer (channel 0)



## MB90630A Series

- 8/16-bit Up/Down Counter/Timer (channel 1)



## MB90630A Series

## 8. Clock Output Control Register

The clock output outputs the divided machine clock.
(1) Register Configuration

(a) [bit 3] CKEN

CKOT output enable bit

| MODE | Operation |
| :---: | :--- |
| 0 | Operate as a standard port. |
| 1 | Operate as the CKOT output. |

(b) [bits 2, 1, 0] FRQ2, FRQ1, FRQ0

These bits select the output frequency of the clock.

| FRQ2 | FRQ1 | FRQ0 | Output clock | $\phi=\mathbf{1 6 ~ M H z}$ | $\phi=\mathbf{8} \mathbf{~ M H z}$ | $\phi=\mathbf{4} \mathbf{~ M H z}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $\phi / 2^{1}$ | 125 ns | 250 ns | 500 ns |
| 0 | 0 | 1 | $\phi / 2^{2}$ | 250 ns | 500 ns | $1 \mu \mathrm{~s}$ |
| 0 | 1 | 0 | $\phi / 2^{3}$ | 500 ns | $1 \mu \mathrm{~s}$ | $2 \mu \mathrm{~s}$ |
| 0 | 1 | 1 | $\phi / 2^{4}$ | $1 \mu \mathrm{~s}$ | $2 \mu \mathrm{~s}$ | $4 \mu \mathrm{~s}$ |
| 1 | 0 | 0 | $\phi / 2^{5}$ | $2 \mu \mathrm{~s}$ | $4 \mu \mathrm{~s}$ | $8 \mu \mathrm{~s}$ |
| 1 | 0 | 1 | $\phi / 2^{6}$ | $4 \mu \mathrm{~s}$ | $8 \mu \mathrm{~s}$ | $16 \mu \mathrm{~s}$ |
| 1 | 1 | 0 | $\phi / 2^{7}$ | $8 \mu \mathrm{~s}$ | $16 \mu \mathrm{~s}$ | $32 \mu \mathrm{~s}$ |
| 1 | 1 | 1 | $\phi / 2^{8}$ | $16 \mu \mathrm{~s}$ | $32 \mu \mathrm{~s}$ | $64 \mu \mathrm{~s}$ |

## MB90630A Series

## 9. DTP/External Interrupts

The DTP (Data Transfer Peripheral) is a peripheral block that interfaces external peripherals to the $\mathrm{F}^{2} \mathrm{MC}-16 \mathrm{~L}$ CPU. The DTP receives DMA and interrupt processing requests from external peripherals and passes the requests to the $\mathrm{F}^{2} \mathrm{MC}-16 \mathrm{~L}$ CPU to activate the intelligent I/O service or interrupt processing. Two request levels ("H" and "L") are provided for the intelligent I/O service. For external interrupt requests, generation of interrupts on a rising or falling edge as well as on " H " and " L " levels can be selected, giving a total of four types.

## (1) Register Configuration

| bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Interrupt/DTP enable register (ENIR) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address: 000030н | EN7 | EN6 | EN5 | EN4 | EN3 | EN2 | EN1 | ENO |  |
| bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | Interrupt/DTP source register (EIRR) |
| Address: 000031H | ER7 | ER6 | ER5 | ER4 | ER3 | ER2 | ER1 | ER0 |  |
| bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | Request level setting register (ELVR) |
| Address: 000032н | LB3 | LA3 | LB2 | LA2 | LB1 | LA1 | LB0 | LA0 |  |
| bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | Request level setting register (ELVR) |
| Address: 000033 | LB7 | LA7 | LB6 | LA6 | LB5 | LA5 | LB4 | LA4 |  |

(2) Block Diagram


## MB90630A Series

## 10. 16-bit I/O Timer

The 16 -bit I/O timer consists of one 16 -bit free-run timer, four output compare, and two input capture modules. Based on the 16 -bit free-run timer, these functions can be used to generate two independent waveform outputs and to measure input pulse widths and external clock periods.

## (1) A Summary of Each Function

- 16-bit free-run timer ( $\times 1$ )

The 16 -bit free-run timer consists of a 16-bit up-counter, a control register, and a prescaler. The output of the timer/counter is used as the base time for the input capture and output compare.
(a) The operating clock for the counter can be selected from four different clocks.

Four internal clocks ( $\phi / 4, \phi / 16, \phi / 32, \phi / 64$ )
(b) Interrupts can be generated when a counter value overflow or compare match with compare register 0 occurs (the appropriate mode must be set for a compare match).
(c) The counter can be initialized to 0000 H by a reset, software clear, or compare match with compare register 0 .

- Output compare ( $\times 4$ )

The output compare consists of two 16-bit compare registers, compare output latches, and control registers. The modules can invert the output level and generate an interrupt when the 16 -bit free-run timer value matches the compare register value.
(a) The four compare registers can be operated independently. Each compare register has a corresponding output pin and interrupt flag.
(b) The four compare registers can be paired to control the output pins. Invert the output pins using the four compare registers.
(c) Initial values can be set for the output pins.
(d) An interrupt can be generated when a compare match occurs.

- Input capture (×2)

The input capture consists of two independent external input pins, their corresponding capture registers, and a control register. The value of the 16-bit free-run timer can be stored in the capture register and an interrupt generated when the specified edge is detected on the signal from the external input pin.
(a) The edge to detect on the external input signal is selectable.

Detection of rising edges, falling edges, or either edge can be specified.
(b) The two input capture channels can operate independently.
(c) An interrupt can be generated on detection of the specified edge on the external input signal. The input capture interrupt can activate the intelligent I/O service.

## MB90630A Series

## (2) Register Configuration for the Entire 16-bit I/O Timer

- 16-bit free-run timer

- 16-bit output compare

| bit |  |  | 0 |
| :---: | :---: | :---: | :---: |
| 000050, 52, 54, 56н | OCCP0 to 3 |  | Compare register channel 0 to 3 |
| 000058, 5Ан | OCS1/3 | OCS0/2 | Compare control status register channel 0, 2 |

- 16-bit input capture

- Overall Block Diagram of the 16-bit I/O timer



## MB90630A Series

## (3) 16-bit Free-run Timer

The 16 -bit free-run timer consists of a 16-bit up-counter and a control status register. The count value of the timer is used as the base time for the input capture and output compare.
(a) The count clock can be selected from four different clocks.
(b) Interrupts can be generated when a counter value overflow occurs.
(c) Depending on the mode setting, the counter can be initialized when a match occurs with compare register 0 of the output compare.

- Register Configuration

- Block Diagram



## MB90630A Series

## - Register Details

Data Register

|  | bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address: | 000067H | T15 | T14 | T13 | T12 | T11 | T10 | T09 | T08 |
|  | Read/write $\rightarrow$ | (R/W) | (R/W) | (R/W) | (R/W) | (R/W) | (R/W) | (R/W) | (R/W) |
|  | Initial value $\rightarrow$ | (0) | (0) | (0) | (0) | (0) | (0) | (0) | (0) |
|  | bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Address: | 000066н | T07 | T06 | T05 | T04 | T03 | T02 | T01 | T00 |
|  | Read/write $\rightarrow$ | (R/W) | (R/W) | (R/W) | (R/W) | (R/W) | (R/W) | (R/W) | (R/W) |
|  | Initial value $\rightarrow$ | (0) | (0) | (0) | (0) | (0) | (0) | (0) | (0) |

The count value of the 16 -bit free-run timer can be read from this register. The count is cleared to " 0000 H " by a reset. Writing to this register sets the timer value. However, only write to the register when the timer is halted (STOP = "1"). Always use word access.
The 16 -bit free-run timer is initialized by the following.
(a) Reset
(b) The clear bit (CLR) of the control status register
(c) A match between the timer/counter value and compare register 0 of the output compare (if the appropriate mode is set)

## MB90630A Series

## (4) Output Compare

The output compare consists of 16 -bit compare registers, compare output pins, and a control register. The module can invert the output level and generate an interrupt when the 16 -bit free-run timer value matches a compare register value.
(a) The two compare registers can be operated independently.

The output compare can also be set to control pin output using two compare registers.
(b) The initial value of the output pins can be set.
(c) An interrupt can be generated when a compare match occurs.

- Register Configuration

$000058,59,5 \mathrm{~A}, 5$ Вн


Compare control status registers channel 0 to 3 X $=0$ to 3

## - Block Diagram



## MB90630A Series

## (5) Input Capture

The function of this module is to store the value of the 16 -bit free-run timer in a register when the specified edge (rising, falling, or either edge) is detected on the external input signal. The module can also generate an interrupt on detection of the edge. The input capture contains input capture data registers and a control register. Each input capture has a corresponding external input pin.
(a) Three different types of edge detection can be selected.

Rising edges ( $\uparrow$ ), falling edges $(\downarrow)$, or either edge ( $\uparrow \downarrow$ ).
(b) An interrupt can be generated on detection of the specified edge on the external input.

- Register Configuration (for the entire input capture)



## - Block Diagram



## MB90630A Series

## - Register Details

Input capture data register

| bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000060, 62н | CP15 | CP14 | CP13 | CP12 | CP11 | CP10 | CP09 | CP08 |
| Read/write $\rightarrow$ | (R) | (R) | (R) | (R) | (R) | (R) | (R) | (R) |
| Initial value $\rightarrow$ | (X) | (X) | (X) | (X) | (X) | (X) | (X) | (X) |
| bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | CP07 | CP06 | CP05 | CP04 | CP03 | CP02 | CP01 | CP00 |
| Read/write $\rightarrow$ | (R) | (R) | (R) | (R) | (R) | (R) | (R) | (R) |
| Initial value $\rightarrow$ | (X) | (X) | (X) | (X) | (X) | (X) | (X) | (X) |

The 16 -bit free-run timer value is stored in these registers when the specified edge is detected on the input waveform from the corresponding external pin. (Always use word access. Writing is prohibited.)

## MB90630A Series

## 11. Watchdog Timer

The watchdog timer consists of a 2-bit watchdog counter that uses the carry signal from the 18 -bit timebase counter as its clock source, a control register, and a watchdog reset controller. The following block diagram shows the structure of both the watchdog timer and timebase timer (see "12. Timebase Timer").

## (1) Block Diagram



## (2) Register Configuration

|  | bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address: | 0000A8H | PONR | STBR | WRST | ERST | SRST | WTE | WT1 | WT0 | Watchdog timer control register |

## MB90630A Series

## 12. Timebase Timer

The timebase timer consists of an 18-bit timebase counter (which divides the system clock) and a control register. The carry signal of the timebase counter can generate a fixed period interrupt.
All bits of the timebase counter are cleared to zero at power-on, when stop mode is set, or by software (by writing " 0 " to the TBR bit). The timebase counter continuously increments while an oscillation is input.
The timebase counter is also used as the clock source for the watchdog timer and as a timer for the oscillation stabilization delay time.

## (1) Block Diagram

See "(1) Block diagram" in "11. Watchdog Timer" for the block diagram of the timebase timer.

## (2) Register Configuration



## (3) Register Details

## - TBTC (Timebase timer control register)

| Address: | bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | Initial value$X--00000 \text { в }$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0000A9н | Reserved | - | - | TBIE | TBCF | TBR | TBC1 | TBC0 |  |
|  |  | (W) |  |  | (R/W) | (R/W) | (W) | (R/W) | (R/W) |  |

(a) [bit 15] Reserved

A reserved bit. Always set to " 1 " when writing data to the register.
(b) [bit 12] TBIE

Interval interrupt enable bit for the timebase timer. The interrupt is enabled when TBIE is "1" and disabled when TBIE is " 0 ". Initialized to " 0 " by a reset. The bit is readable and writable.
(c) [bit 11] TBOF

Interrupt request flag for the timebase timer. An interrupt request is generated if TBCF goes to " 1 " when TBIE is " 1 ". The bit is set to " 1 " at fixed intervals set by the TBC1 and 0 bits. Clear by writing " 0 ", transition to stop or hardware standby mode, or a reset. Writing " 1 " has no meaning.
Read as " 1 " by read-modify-write instructions.
(d) [bit 10] TBR

Clears all bits of the timebase counter to " 0 ". Writing " 0 " to the TBR bit clears the timebase counter. Writing " 1 " to the TBR bit is meaningless. Reading from the TBR bit results in " 1 ".
(e) $[$ bit 9,8$]$ TBC1, 0

Set a timebase timer interval. The bits are initialized to " 00 " by resetting. These bits are readable and writable.
Setting of timebase timer interval

| TBC1 | TBC0 | Interval time when base <br> frequency is 4 MHz |
| :---: | :---: | :---: |
| 0 | 0 | 1.024 ms |
| 0 | 1 | 4.096 ms |
| 1 | 0 | 16.384 ms |
| 1 | 1 | 131.072 ms |

## MB90630A Series

## 13. External Bus Pin Control Circuit

The external bus pin control circuit controls the external bus pins required to extend the CPU's address/data bus outside the device.
(1) Register Configuration

|  | bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Auto-ready function selection register |  |  |  |  |  |  |  |  |  |  |
| Address: | 0000A5 | ICR1 | ICR0 | HMR1 | HMR0 | - | - | LMR1 | LMR0 | ARSR |
|  | Read/write $\rightarrow$ | (W) | (W) | (W) | (W) | (-) | (-) | (W) | (W) |  |
|  | Initial value $\rightarrow$ | (0) | (0) | (1) | (1) | (-) | (-) | (0) | (0) |  |
|  | bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| External address output control register |  |  |  |  |  |  |  |  |  |  |
| Address: | 0000A6н | E23 | E22 | E21 | E20 | E19 | E18 | E17 | E16 | HACR |
|  | Read/write $\rightarrow$ | (W) | (W) | (W) | (W) | (W) | (W) | (W) | (W) |  |
|  | Initial value $\rightarrow$ | (0) | (0) | (0) | (0) | (0) | (0) | (0) | (0) |  |
|  |  |  |  |  |  |  |  |  |  |  |
| Address: | 0000A7 | CKE | RYE | HDE | ICBS | HMBS | WRE | LMBS | - | EPCR |
|  | Read/write $\rightarrow$ | (W) | (W) | (W) | (W) | (W) | (W) | (W) | (-) |  |
|  | Initial value $\rightarrow$ | (0) | (0) | (0) | (0) | (1/0) | (0) | (0) | (-) |  |

## (2) Block Diagram



## MB90630A Series

## 14. Low-Power Control Circuits (CPU Intermittent Operation Function, Oscillation Stabilization Delay Time, and Clock Multiplier Function)

The following operation modes are available: PLL clock mode, PLL sleep mode, timer mode, main clock mode, main sleep mode, stop mode, and hardware standby mode. Operation modes other than PLL clock mode are classified as low power consumption modes.
In main clock mode and main sleep mode, the device operates on the main clock only (OSC oscillator clock). The PLL clock (VCO oscillator clock) is stopped in these modes and the main clock divided by 2 is used as the operating clock.
In PLL sleep mode and main sleep mode, the CPU's operating clock only is stopped and other elements continue to operate.
In timer mode, only the timebase timer operates.
Stop mode and hardware standby mode stop the oscillator. These modes maintain existing data with minimum power consumption.
The CPU intermittent operation function provides an intermittent clock to the CPU when register, internal memory, internal resource, or external bus access is performed. This function reduces power consumption by lowering the CPU execution speed while still providing a high-speed clock to internal resources.
The PLL clock multiplier ratio can be set to 1, 2, 3, or 4 by the CS1, 0 bits.
The WS1, 0 bits set the delay time to wait for the main clock oscillation to stabilize when recovering from stop mode or hardware standby mode.

## (1) Register Configuration

|  | bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | LPMCR |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Low-power consumption mode register <br> Address: 0000 AOH |  | STP | SLP | SPL | RST | Reserved | CG1 | CG0 | Reserved |  |
|  | Read/write $\rightarrow$ | (W) | (W) | (R/W) | (W) | (-) | (R/W) | (R/W) | (-) |  |
|  | Initial value $\rightarrow$ | (0) | (0) | (0) | (1) | (1) | (0) | (0) | (0) |  |
| Clock select registerAddress: | bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | CKSCR |
|  |  |  |  |  |  |  |  |  |  |  |
|  | 0000A1н | Reserved | MCM | WS1 | WS0 | Reserved | MCS | CS1 | CS0 |  |
|  | Read/write $\rightarrow$ | (-) | (R) | (R/W) | (R/W) | (-) | (R/W) | (R/W) | (R/W) |  |
|  | Initial value $\rightarrow$ | (1) | (1) | (1) | (1) | (1) | (1) | (0) | (0) |  |

## MB90630A Series

## (2) Block Diagram

- Low-Power Consumption Control Circuit and Clock Generator



## - State Transition Diagram for Clock Selection


(1) MCS bit cleared
(2) PLL clock oscillation stabilization delay complete and CS1/0="00"
(3) PLL clock oscillation stabilization delay complete and CS1/0="01"
(4) PLL clock oscillation stabilization delay complete and CS1/0="10"
(5) PLL clock oscillation stabilization delay complete and CS1/0="11"
(6) MCS bit set (including a hardware standby or watchdog reset)
(7) PLL clock and main clock synchronized timing

## MB90630A Series

## 15. Delayed Interrupt Generation Module

The delayed interrupt generation module is used to generate the task switching interrupt. Interrupt requests to the $\mathrm{F}^{2} \mathrm{MC}-16 \mathrm{~L}$ CPU can be generated and cleared by software using this module.
(1) Register Configuration

|  | bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address: | 00009FH | - | - | - | - | - | - | - | R0 | Delayed interrupt request register (DIRR) |

## (2) Register Details

Delayed interrupt request register (DIRR)


The DIRR register controls generation and clearing of delayed interrupt requests. Writing " 1 " to the register generates a delayed interrupt request. Writing " 0 " to the register clears the delayed interrupt request. The register is set to the interrupt cleared state by a reset. Either " 0 " or " 1 " can be written to the reserved bits. However, considering possible future extensions, it is recommended that the set bit and clear bit instructions are used for register access.
(3) Block Diagram


## MB90630A Series

## ELECTRICAL CHARACTERISTICS

## 1. Absolute Maximum Ratings

| $(\mathrm{Vss}=\mathrm{AV} \mathrm{ss}=0.0 \mathrm{~V})$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Value |  | Unit | Remarks |
|  |  | Min. | Max. |  |  |
| Power supply voltage | V cc | Vss -0.3 | Vss +7.0 | V |  |
|  | AVcc* ${ }^{\text {* }}$ | Vss -0.3 | Vss +7.0 | V |  |
|  | AVRH, AVRL*1 | Vss -0.3 | Vss +7.0 | V |  |
| Program voltage | VPP | Vss -0.3 | - | V |  |
| Input voltage*2 | V | Vss -0.3 | $\mathrm{Vcc}+0.3$ | V |  |
| Output voltage ${ }^{\star 2}$ | Vo | Vss - 0.3 | V cc +0.3 | V |  |
| "L" level (maximum) output current*3 | loL | - | 15 | mA |  |
| "L" level (average) output current*4 | lolav | - | 50 | mA |  |
| "L" level total (maximum) output current | Elo | - | 100 | mA |  |
| "L" level total (average) output current*5 | Elolav | - | 50 | mA |  |
| "H" level (maximum) output current*3 | Іон | - | -15 | mA |  |
| "H" level (average) output current*4 | Iohav | - | -50 | mA |  |
| "H" level total (maximum) output current | Eloh | - | -100 | mA |  |
| "H" level total (average) output current*5 | Elohav | - | -50 | mA |  |
| Power consumption | $\mathrm{Pd}_{\mathrm{d}}$ | - | +400 | mW |  |
| Operating temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage temperature | Tstg | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |  |

*1: AVcc, AVRH, and AVRL must not exceed $\operatorname{Vcc}$. Similarly, it must not exceed AVRH and AVRL.
*2: $V_{1}$ and $V$ o must not exceed $V c c+0.3 \mathrm{~V}$.
*3: The maximum output current must not be exceeded at any individual pin.
*4: The average output current is the rating for the current from an individual pin averaged over 100 ms .
*5: The average total output current is the rating for the current from all pins averaged over 100 ms .
WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## MB90630A Series

## 2. Recommended Operating Conditions

$(\mathrm{V}$ ss $=0.0 \mathrm{~V})$

| Parameter | Symbol | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Power supply voltage | Vcc | 2.7 | 5.5 | V | For normal operation |
|  |  | 2.7 | 5.5 | V | To maintain statuses in stop mode |
| " H " level input voltage | $\mathrm{V}_{\mathrm{H}}$ | 0.7 Vcc | V cc +0.3 | V | Other than $\mathrm{V}_{\text {IHS }}$ |
|  | VIHS | 0.8 Vcc | V cc +0.3 | V | Hysteresis inputs |
|  | Vннм | V cc -0.3 | V cc +0.3 | V |  |
| "L" level input voltage | VIL | Vss -0.3 | 0.3 Vcc | V | Other than VILs |
|  | VILS | Vss - 0.3 | 0.2 Vcc | V | Hysteresis inputs |
|  | VILM | Vss - 0.3 | Vss +0.3 | V |  |
| Operating temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.
Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

## MB90630A Series

## 3. DC Characteristics

| Parameter | Symbol | Pinname | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| "H" level input voltage | $\mathrm{V}_{\mathrm{H}}$ | - | $\begin{aligned} & \mathrm{Vcc}=+5.0 \\ & \mathrm{~V} \pm 10 \% \end{aligned}$ | 0.7 Vcc | - | $\mathrm{V} \mathrm{cc}+0.3$ | V |  |
|  | $\mathrm{V}_{\text {нS }}$ |  |  | 0.8 Vcc | - | $\mathrm{V} \mathrm{cc}+0.3$ | V | *1 |
|  | $\mathrm{V}_{\text {нм }}$ |  | - | Vcc - 0.3 | - | $V_{c c}+0.3$ | V |  |
| "L" level input voltage | VIL | - | $\begin{aligned} & \mathrm{Vcc}=+5.0 \\ & \mathrm{~V} \pm 10 \% \end{aligned}$ | 0.7 Vcc | - | V cc +0.3 | V |  |
|  | VILS |  |  | 0.8 Vcc | - | $\mathrm{Vcc}+0.3$ | V | *1 |
|  | VıLм |  | - | Vss - 0.3 | - | Vss +0.3 | V |  |
| "H" level output voltage | Vон | - | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=+4.5 \\ & \mathrm{~V} \pm 10 \% \\ & \mathrm{loH}=-4.0 \mathrm{~mA} \end{aligned}$ | $\mathrm{Vcc}-0.5$ | - | - | V |  |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=+2.7 \mathrm{~V} \\ & \mathrm{loH}^{2}=-1.6 \mathrm{~mA} \end{aligned}$ | Vcc-0.3 | - | - | V |  |
| "L" level output voltage | Vol | - | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=+4.5 \\ & \mathrm{~V} \pm 10 \% \\ & \mathrm{loH}=-4.0 \mathrm{~mA} \end{aligned}$ | - | - | 0.4 | V |  |
|  |  |  | $\begin{aligned} & \mathrm{V} \mathrm{cc}=+2.7 \mathrm{~V} \\ & \mathrm{loH}=-2.0 \mathrm{~mA} \end{aligned}$ | - | - | 0.4 | V |  |
| Pull-up resistor | Rpull | RST | - | 22 | - | 110 | $\mathrm{k} \Omega$ |  |
| Power supply current*2 | Icc | Vcc | $\begin{aligned} & \mathrm{V} \mathrm{cc}=+5.0 \\ & \mathrm{~V} \pm 10 \% \\ & \mathrm{Fc}_{\mathrm{c}}=16 \mathrm{MHz} \end{aligned}$ | - | 60 | 80 | mA |  |
|  | Icos |  |  | - | 20 | 35 | mA |  |
|  | Icc | V cc | $\begin{aligned} & \mathrm{V} \mathrm{cc}=+3.0 \\ & \mathrm{~V} \pm 10 \% \\ & \mathrm{Fc}=10 \mathrm{MHz} \end{aligned}$ | - | 15 | 40 | mA |  |
|  | Iccs |  |  | - | 10 | 15 | mA |  |
|  | Icch |  | $\begin{aligned} & \mathrm{V} \mathrm{cc}=+5.0 \\ & \mathrm{~V} \pm 10 \% \end{aligned}$ | - | - | 20 | $\mu \mathrm{A}$ |  |
| Input pin capacitance | $\mathrm{Cin}^{\text {n }}$ | Other than $V_{c c}$ and $V_{s s}$ | - | - | 10 | - | pF |  |
| Input leak current | IIL | $\begin{aligned} & \text { P73, } 74 \\ & \text { P86, } 87 \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}}=5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{ss}}<\mathrm{V}_{1}<\mathrm{V}_{\mathrm{cc}} \end{aligned}$ | -10 | - | 10 | $\mu \mathrm{A}$ |  |
| Leak current for open-drain outputs | leak | $\begin{aligned} & \text { P50 to } \\ & \text { P57 } \end{aligned}$ | - | - | 0.1 | 10 | $\mu \mathrm{A}$ |  |

*1: Hysteresis input pins: RST, HST
*2: Current values are provisional and are subject to change without notice to allow for improvements to the characteristics and similar.

## MB90630A Series

## 4. AC Characteristics

(1) Clock Timing

- When $\mathrm{Vcc}=5.0 \mathrm{~V} \pm 10 \%$
$\left(\mathrm{V} \mathrm{cc}=4.5 \mathrm{~V}\right.$ to $+5.0 \mathrm{~V}, \mathrm{~V} s=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Clock frequency | Fc | X0, X1 | - | 3 | 16 | MHz |  |
| Clock cycle time | tc | X0, X1 | - | 62.5 | 333 | ns |  |
| Input clock pulse width | Pwh, Pwl | X0 | - | 10 | - | ns | The duty ratio should be in the range 30 to $70 \%$ |
| Input clock rise time and fall time | tor, tof | X0 | - | - | 5 | ns |  |
| Internal operating clock frequency | $\mathrm{fcP}^{\text {f }}$ | - | - | 1.5 | 16 | MHz |  |
| Internal operating clock cycle time | tcp | - | - | 62.5 | 333 | ns |  |

- When Vcc = 2.7 V (min.)
$\left(\mathrm{V} \mathrm{cc}=4.5 \mathrm{~V}\right.$ to $+5.0 \mathrm{~V}, \mathrm{~V} s=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | $\begin{gathered} \text { Pin } \\ \text { name } \end{gathered}$ | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Clock frequency | Fc | X0, X1 | - | 3 | 10 | MHz |  |
| Clock cycle time | tc | X0, X1 | - | 100 | 333 | ns |  |
| Input clock pulse width | Pwh, Pwl | X0 | - | 20 | - | ns | The duty ratio should be in the range 30 to $70 \%$ |
| Input clock rise time and fall time | tor, tof | X0 | - | - | 5 | ns |  |
| Internal operating clock frequency | fcp | - | - | 1.5 | 8 | MHz |  |
| Internal operating clock cycle time | tcp | - | - | 100 | 333 | ns |  |

## - Clock Timing



## MB90630A Series

## - PLL Operation Assurance Range

Relationship between the internal operating clock frequency and suply voltage


Relationship between the oscillation frequency and internal operating clock frequency


Note: Low voltage operation down to 2.7 V is also assured for the evaluation tools.

The AC characteristics are for the following measurement reference voltages.

## - Input Signal Waveform

Hysteresis input pins


## - Output Signal Waveform

Output pins


Other than hysteresis or MD input pins


## MB90630A Series

## (2) Clock Output Timing

| Parameter | Symbol | $\stackrel{\text { Pin }}{n}$ name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Cycle time | toyc | CLK | $\begin{gathered} \mathrm{V}_{\mathrm{cc}}=5.0 \\ \mathrm{~V} \pm 10 \% \end{gathered}$ | 62.5 | - | ns |  |
| CLK $\uparrow \rightarrow$ CLK $\downarrow$ | tchcı |  |  | 20 | - | ns |  |


(3) Reset and Hardware Standby Inputs

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Reset input time | trstı | RST | - | 4 | - | Machine cycle |  |
| Hardware standby input time | thstL | HST |  | 4 | - | Machine cycle |  |

$\overline{\mathrm{RST}}$
HST




## MB90630A Series

## (4) Power-on Reset

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Power supply rising time | tr | Vcc | - | - | 30 | ms |  |
| Power supply cut-off time | toff | Vcc |  | 1 | - | ms |  |

Note: The above values are the values required for a power-on reset.


Abrupt changes in the power supply voltage may cause a power-on reset.
When changeing the power supply voltage during operation, suppress variations in the voltage and ensure that the voltage rises smoothly, as shown in the following figure. Also, do not use the PLL clock when varying the voltage. However, the supply voltage can be changed when using the PLL clock if the voltage drops by less than $1 \mathrm{mV} / \mathrm{s}$.


## MB90630A Series

## (5) Bus Timing (Read)

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| ALE pulse width | tLнL | ALE | - | tcp/2 -20 | - | ns |  |
| Valid address $\rightarrow$ ALE $\downarrow$ time | tavil | Multiplexed address |  | tcp/2 -25 | - |  |  |
| ALE $\downarrow \rightarrow$ address valid time | tllax | Multiplexed address |  | tcp/2 -15 | - | ns |  |
| Valid address $\rightarrow \mathrm{RD} \downarrow$ time | tavgl | Multiplexed address |  | tcp -15 | - |  |  |
| Valid address $\rightarrow$ valid data input | tavov | Multiplexed address |  | - | 5 tcp/2-60 | ns |  |
| RD pulse width | trLRH | RD |  | 3 tcp/2-20 | - | ns |  |
| RD $\downarrow \rightarrow$ valid data input | trLDV | D15 to D00 |  | - | 3 tcp/2-60 | ns |  |
| RD $\uparrow \rightarrow$ data hold time | trhdx |  |  | 0 | - | ns |  |
| Valid address $\rightarrow$ valid data input | tavdv |  |  | 0 | - | ns |  |
| $\mathrm{RD} \uparrow \rightarrow \mathrm{ALE} \uparrow$ time | trнLн | RD, ALE |  | tcp/2-15 | - | ns |  |
| RD $\uparrow \rightarrow$ address valid time | trhax | Address, RD |  | tcp/2-10 | - | ns |  |
| Valid address $\rightarrow$ CLK $\uparrow$ time | tavch | Address, CLK |  | tcp/2-20 | - | ns |  |
| RD $\downarrow \rightarrow$ CLK $\uparrow$ time | trLCH | RD, CLK |  | tcp/2-20 | - | ns |  |



## MB90630A Series

## (6) Bus Timing (Write)

$\left(\mathrm{V} \mathrm{Vc}=+2.7 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Valid address $\rightarrow$ WR $\downarrow$ time | tavwL | A19 to A00 | - | tcp-15 | - | ns |  |
| Valid address $\rightarrow$ RD $\downarrow$ time | tavgL | A23 to A00 |  | tcp/2 -15 | - | ns |  |
| WR pulse width | twLwh | WR |  | 3 tcp/2-20 | - | ns |  |
| RD pulse width | trLRH | RD |  | 3 tcp/2-20 | - | ns |  |
| Valid data output $\rightarrow \mathrm{WR} \uparrow$ time | tovw | D15 to D00 |  | 3 tcp/2-20 | - | ns |  |
| WR $\uparrow \rightarrow$ data hold time | twhox | D15 to D00 |  | 20 | - | ns |  |
| WR $\uparrow \rightarrow$ address valid time | twhax | A19 to A00 |  | tcp/2 -10 | - | ns |  |
| WR $\uparrow \rightarrow$ ALE $\uparrow$ time | twнLH | WR, ALE |  | tcp/2 -15 | - | ns |  |
| WR $\downarrow \rightarrow$ CLK $\uparrow$ time | twLCH | WRL, WRH, CLK |  | tcp/2 -20 | - | ns |  |



## MB90630A Series

## (7) Ready Input Timing

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| RDY setup time | tryhs | RDY | V cc $=5.0 \mathrm{~V} \pm 10 \%$ | 45 | - | ns |  |
|  |  |  | $\mathrm{Vcc}=3.0 \mathrm{~V} \pm 10 \%$ | 70 | - | ns |  |
| RDY hold time | tryHh |  | - | 0 | - | ns |  |

Note: Use the auto-ready function if the RDY setup time is too short.


## MB90630A Series

## (8) Hold Timing

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Pin floating $\rightarrow$ HAR $\downarrow$ time | txhal | HAK | - | 30 | tcp | ns |  |
| HAR $\uparrow \rightarrow$ pin valid time | thatv | HAK | - | tcp | 2 tcp | ns |  |

Note: After reading HRQ, more than one cycle is required before changing HAK.


## MB90630A Series

## (9) UART Timing

$\left(\mathrm{Vcc}=+2.7 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{Vss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Serial clock cycle time | tscyc | - | - | 8 tcp | - | ns |  |
| SCK $\downarrow \rightarrow$ SOT delay time | tsıov |  | $\mathrm{Vcc}=+5.0 \mathrm{~V} \pm 10 \%$ | -80 | 80 | ns | $\mathrm{CL}_{\mathrm{L}}=80 \mathrm{pF}+1 \mathrm{TTL}$ <br> for the internal shift clock mode output pin |
|  |  |  | $\mathrm{Vcc}=+3.0 \mathrm{~V} \pm 10 \%$ | -120 | 120 | ns |  |
| Valid SIN $\rightarrow$ SCK $\uparrow$ | tivs |  | V cc $=+5.0 \mathrm{~V} \pm 10 \%$ | 100 | - | ns |  |
|  |  |  | $\mathrm{Vcc}=+3.0 \mathrm{~V} \pm 10 \%$ | 200 | - | ns |  |
| SCK $\uparrow \rightarrow$ valid SIN hold time | tshix |  | $\mathrm{Vcc}=+5.0 \mathrm{~V} \pm 10 \%$ | 60 | - | ns |  |
|  |  |  | V cc $=+3.0 \mathrm{~V} \pm 10 \%$ | 120 | - | ns |  |
| Serial clock "H" pulse width | tshsL |  | - | 4 tcp | - | ns | $C L=80 \mathrm{pF}+1 \mathrm{TTL}$ <br> for the external shift clock mode output pin |
| Serial clock "L" pulse width | tsısh |  | - | 4 tcp | - | ns |  |
| SCK $\downarrow \rightarrow$ SOT delay time | tsıov |  | $\mathrm{V}_{\mathrm{cc}}=+5.0 \mathrm{~V} \pm 10 \%$ | - | 150 | ns |  |
|  |  |  | $\mathrm{Vcc}=+3.0 \mathrm{~V} \pm 10 \%$ | - | 200 | ns |  |
| Valid SIN $\rightarrow$ SCK $\uparrow$ | tivs |  | $\mathrm{V}_{\mathrm{cc}}=+5.0 \mathrm{~V} \pm 10 \%$ | 60 | - | ns |  |
|  |  |  | V cc $=+3.0 \mathrm{~V} \pm 10 \%$ | 120 | - | ns |  |
| SCK $\uparrow \rightarrow$ valid SIN hold time | tsHIX |  | V cc $=+5.0 \mathrm{~V} \pm 10 \%$ | 60 | - | ns |  |
|  |  |  | $\mathrm{V} \mathrm{cc}=+3.0 \mathrm{~V} \pm 10 \%$ | 120 | - | ns |  |

Notes: • These are the AC characteristics for CLK synchronous mode.

- C is the load capacitance connected to the pin at testing.
- tcp is the machine cycle period (unit: ns).


## MB90630A Series

## - Internal Shift Clock Mode



- External Shift Clock Mode



## MB90630A Series

(10) I/O Extended Serial Timing
$\left(\mathrm{Vcc}=+2.7 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Serial clock cycle time | tscrc | - | - | 8 tcp | - | ns | $C L=80 \mathrm{pF}+1 \mathrm{TTL}$ <br> for the internal shift clock mode output pin |
| SCK $\downarrow \rightarrow$ SOT delay time | tstov | - | $\mathrm{Vcc}=+5.0 \mathrm{~V} \pm 10 \%$ | - | 80 | ns |  |
|  |  |  | V cc $=+3.0 \mathrm{~V} \pm 10 \%$ | - | 160 | ns |  |
| Valid SIN $\rightarrow$ SCK $\uparrow$ | tivsh | - | - | tcp | - | ns |  |
| SCK $\uparrow \rightarrow$ valid SIN hold time | tshix | - | - | tcp | - | ns |  |
| Serial clock "H" pulse width | tshsL | - | $\mathrm{V} \mathrm{cc}=+5.0 \mathrm{~V} \pm 10 \%$ | 230 | - | ns | $C L=80 \mathrm{pF}+1 \mathrm{TTL}$ <br> for the external shift clock mode output pin Max. 2 MHz |
|  |  |  | V cc $=+3.0 \mathrm{~V} \pm 10 \%$ | 460 | - | ns |  |
| Serial clock "L" pulse width | tsısh | - | $\mathrm{V}_{\mathrm{cc}}=+5.0 \mathrm{~V} \pm 10 \%$ | 230 | - | ns |  |
|  |  |  | $\mathrm{Vcc}=+3.0 \mathrm{~V} \pm 10 \%$ | 460 | - | ns |  |
| SCK $\downarrow \rightarrow$ SOT delay time | tslov | - | - | 2 tcp | - | ns |  |
| Valid SIN $\rightarrow$ SCK $\uparrow$ | tivs | - | - | tcp | - | ns |  |
| SCK $\uparrow \rightarrow$ valid SIN hold time | tshix | - | - | 2 tcp | - | ns |  |

Notes: - These are the AC characteristics for CLK synchronous mode.

- $\mathrm{C}\llcorner$ is the load capacitance connected to the pin at testing.
- tcp is the machine cycle period (unit: ns).
- The values in the table are target values.


## MB90630A Series

## - Internal Shift Clock Mode



- External Shift Clock Mode



## MB90630A Series

(11) Timer Output Timing

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| SCK $\uparrow \rightarrow$ Tout change time | to | OUT0 to OUT3 | $\mathrm{Vcc}=+5.0 \mathrm{~V} \pm 10 \%$ | 30 | - | ns |  |
|  |  | PPG00 to PPG11 | V cc $=+3.0 \mathrm{~V} \pm 10 \%$ | 80 | - | ns |  |


(12) Trigger Input Timing

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Input pulse width | ttrgh ttral | ATG, IRQ0 to IRQ7 INO, IN1 | - | 5 tcp | - | ns |  |

$\overline{\mathrm{ATG}}$,
IRQ0 to IRQ7
IN0, IN1


## MB90630A Series

(13) Up/down Counter

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| AIN input "1" pulse width | tahl | AIN0, AIN1 BIN0, BIN1 | - | 8 tcy | - | ns |  |
| AIN input "0" pulse width | tall |  |  | 8 tcy | - | ns |  |
| BIN input " 1 " pulse width | tвнц |  |  | 8 tcy | - | ns |  |
| BIN input "0" pulse width | tbl |  |  | 8 tcyl | - | ns |  |
| AIN $\uparrow \rightarrow \mathrm{BIN} \uparrow$ time | taubu |  |  | 4 tcy | - | ns |  |
| BIN $\uparrow \rightarrow$ AIN $\downarrow$ time | teuad |  |  | 4 tcyl | - | ns |  |
| AIN $\downarrow \rightarrow \mathrm{BIN} \downarrow$ time | tabbo |  |  | 4 tcyl | - | ns |  |
| BIN $\downarrow \rightarrow$ AIN $\uparrow$ time | tbdau |  |  | 4 tcyl | - | ns |  |
| $\mathrm{BIN} \uparrow \rightarrow \mathrm{AIN} \uparrow$ time | teuau |  |  | 4 tcyl | - | ns |  |
| AIN $\uparrow \rightarrow$ BIN $\downarrow$ time | taubd |  |  | 4 tcyl | - | ns |  |
| BIN $\downarrow \rightarrow$ AIN $\downarrow$ time | tbdad |  |  | 4 tcyl | - | ns |  |
| AIN $\downarrow \rightarrow \mathrm{BIN} \uparrow$ time | tabbu |  |  | 4 tcyl | - | ns |  |
| ZIN input "1" pulse width | tzHL | ZINO, ZIN1 |  | 4 tcyı | - | ns |  |
| ZIN input "0" pulse width | tzu |  |  | 4 tcyl | - | ns |  |

## MB90630A Series



## MB90630A Series

## 5. A/D Converter Electrical Characteristics

| Parameter | Symbol | Pin name | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Resolution | - | - | - | 10 | 10 | bit |
| Total error | - | - | - | - | $\pm 3.0$ | LSB |
| Linearity error | - | - | - | - | $\pm 2.0$ | LSB |
| Differential linearity error | - | - | - | - | $\pm 1.5$ | LSB |
| Zero transition error | Vot | ANO to AN7 | -1.5 | +0.5 | +2.5 | LSB |
| Full scale transition error | VFSt | AN0 to AN7 | AVRH -3.5 | AVRL-1.5 | AVRH +0.5 | LSB |
| Conversion time | - | - | $5.12^{* 1}$ | - | - | $\mu \mathrm{s}$ |
|  |  |  | 8.12*2 | - | - | $\mu \mathrm{S}$ |
| Analog port input current | lain | AN0 to AN7 | - | - | 10 | $\mu \mathrm{A}$ |
| Analog input voltage | $V_{\text {AIN }}$ | ANO to AN7 | AVRL | - | AVRH | V |
| Reference voltage | - | AVRH | AVRL + 2.7 | - | AVcc | V |
|  | - | AVRL | 0 | - | AVRH - 2.7 | V |
| Power supply current | $\mathrm{IA}_{\text {A }}$ | AVcc | - | 5 | - | mA |
|  | Іан | AVcc | - | - | $5^{* 3}$ | $\mu \mathrm{A}$ |
| Reference voltage supply current | IR | AVRH | - | 200 | - | $\mu \mathrm{A}$ |
|  | Іrh | AVRH | - | - | $5^{* 3}$ | $\mu \mathrm{A}$ |
| Variation between channels | - | AN0 to AN7 | - | - | 4 | LSB |

*1: For $\mathrm{V}_{\mathrm{cc}}=+5.0 \mathrm{~V} \pm 10 \%$ and a 16 MHz machine clock
*2: For $\mathrm{V}_{\mathrm{cc}}=+3.0 \mathrm{~V} \pm 10 \%$ and an 8 MHz machine clock
*3: The current when the $\mathrm{A} / \mathrm{D}$ converter is not operating or the CPU is in stop mode (for $\mathrm{Vcc}=\mathrm{AV} \mathrm{Vc}=\mathrm{AVRH}=+5.0 \mathrm{~V}$ ).
Notes: •The error increases proportionally as |AVRH - AVRL| decreases.

- The output impedance of the external circuits connected to the analog inputs should be in the following range.
Output impedance of external circuit < approx. $10 \mathrm{k} \Omega$
- If the output impedance of the external circuit is too high, the sampling time for the analog voltage may be too short. (Sampling time $=3.8 \mu \mathrm{~s}$ (corresponds to 16 MHz internal operation if the multiplier is 4. ))


## - Model of the Analog Input Circuit



Note: The above values are for reference only.

## MB90630A Series

## 6. A/D Converter Glossary

- Resolution

The change in analog voltage that can be recognized by the A/D converter.
If the resolution is 10 bits, the analog voltage can be resolved into $2^{10}=1024$ steps.

- Total error

The deviation between the actual and logic value attributable to offset error, gain error, non-linearity error, and noise.

- Linearity error

The deviation between the actual conversion characteristic of the device and the line linking the zero transition point ( $0000000000 \leftrightarrow 000000$ 0001) and the full scale transition point (11 $11111110 \leftrightarrow 111111$ 1111).

- Differential linearity error

The variation from the ideal input voltage required to change the output code by 1 LSB.


## MB90630A Series

## 7. 8-bit D/A Converter Electrical Characteristics

| Parameter | Symbol | Pin name | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |  |
| Resolution | - | - | - | 8 | 8 | bit |  |
| Differential linearity error | - | - | -0.9 | - | 0.9 | LSB |  |
| Absolute accuracy | - | - | - | - | 1.2 | \% |  |
| Conversion time | - | - | - | 10 | 20 | $\mu \mathrm{S}$ | The load capacitance $=20$ pF |
| Analog reference power supply voltage | - | DVRH | Vss +1.7 | - | Vcc | V | DV ss $=\mathrm{V}$ ss $=0.0 \mathrm{~V}$ |
| Reference power supply current (when operating) | 1 D | DVRH | - | 1.0 | 1.5 | mA | Current consumption at conversion |
| Reference power supply current (when stopped) | IDH | DVRH | - | - | 10 | $\mu \mathrm{A}$ | Current consumption when stopped |
| Analog output impedance | - | DA0 | - | 28 | - | $\mathrm{k} \Omega$ |  |

Note: DVss must be connected at V ss $=0.0 \mathrm{~V}$.

## MB90630A Series

## EXAMPLE CHARACTERISTICS

## (1) "H" Level Output Voltage


(3) "H" Level Input Voltage/"L" Level Input Voltage (CMOS Input)

(2) "L" Level Output Voltage

(4) "H" Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)


## MB90630A Series

(5) Power Supply Current (fcp = Internal Operating Clock Frequency)

(5) Pull-up Resistance


## INSTRUCTIONS (340 INSTRUCTIONS)

Table 1 Explanation of Items in Tables of Instructions

| Item | Meaning |
| :---: | :--- |
| Mnemonic | Upper-case letters and symbols: Represented as they appear in assembler. <br> Lower-case letters: <br> Numbers after lower-case letters: Indicate when described in assembler. |
| \# | Indicates the number of bytes. |

## MB90630A Series

Table 2 Explanation of Symbols in Tables of Instructions

| Symbol | Meaning |
| :---: | :---: |
| A | 32-bit accumulator <br> The bit length varies according to the instruction. <br> Byte : Lower 8 bits of AL <br> Word: 16 bits of AL <br> Long : 32 bits of AL:AH |
| $\begin{aligned} & \text { AH } \\ & \text { AL } \end{aligned}$ | Upper 16 bits of $A$ Lower 16 bits of A |
| SP | Stack pointer (USP or SSP) |
| PC | Program counter |
| PCB | Program bank register |
| DTB | Data bank register |
| ADB | Additional data bank register |
| SSB | System stack bank register |
| USB | User stack bank register |
| SPB | Current stack bank register (SSB or USB) |
| DPR | Direct page register |
| brg1 | DTB, ADB, SSB, USB, DPR, PCB, SPB |
| brg2 | DTB, ADB, SSB, USB, DPR, SPB |
| Ri | R0, R1, R2, R3, R4, R5, R6, R7 |
| RWi | RW0, RW1, RW2, RW3, RW4, RW5, RW6, RW7 |
| RWj | RW0, RW1, RW2, RW3 |
| RLi | RL0, RL1, RL2, RL3 |
| dir | Compact direct addressing |
| addr16 <br> addr24 <br> ad24 0 to 15 <br> ad24 16 to 23 | Direct addressing <br> Physical direct addressing Bit 0 to bit 15 of addr24 Bit 16 to bit 23 of addr24 |
| io | I/O area (000000н to 0000FFн) |
| imm4 <br> imm8 <br> imm16 <br> imm32 <br> ext (imm8) | 4-bit immediate data <br> 8 -bit immediate data <br> 16-bit immediate data <br> 32-bit immediate data <br> 16-bit data signed and extended from 8-bit immediate data |
| $\begin{gathered} \text { disp8 } \\ \text { disp16 } \end{gathered}$ | 8-bit displacement 16-bit displacement |
| bp | Bit offset |
| vct4 <br> vct8 | Vector number (0 to 15) <br> Vector number (0 to 255) |
| ( ) b | Bit address |

(Continued)

## MB90630A Series

(Continued)

| Symbol |  |
| :---: | :--- |
| rel | Branch specification relative to PC |
| ear <br> eam | Effective addressing (codes 00 to 07) <br> Effective addressing (codes 08 to 1F) |
| rlst | Register list |

Table 3 Effective Address Fields

| Code | Notation |  |  | Address format | Number of bytes in address extension * |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | R0 | RW0 | RLO | Register direct |  |
| 01 | R1 | RW1 | (RLO) |  |  |
| 02 | R2 | RW2 | RL1 | "ea" corresponds to byte, word, and |  |
| 03 | R3 | RW3 | (RL1) | long-word types, starting from the |  |
| 04 | R4 | RW4 | RL2 |  | - |
| 05 | R5 | RW5 | (RL2) |  |  |
| 06 | R6 | RW6 | RL3 |  |  |
| 07 | R7 | RW7 | (RL3) |  |  |
| 08 | @RW0 <br> @RW1 <br> @RW2 <br> @RW3 |  |  | Register indirect |  |
| 09 |  |  |  |  | 0 |
| 0A |  |  |  |  | 0 |
| 0B |  |  |  |  |  |
| OC |  |  |  | Register indirect with post-increment |  |
| 0D |  |  |  |  | 0 |
| OE |  |  |  |  |  |
| OF |  |  |  |  |  |
| 10 | @RW0 + disp8 |  |  | Register indirect with 8-bit |  |
| 11 | @RW1 + disp8 |  |  | displacement |  |
| 12 | @RW2 + disp8 |  |  |  |  |
| 13 |  |  |  |  | 1 |
| 14 |  | $N 4+d i$ |  |  | 1 |
| 15 | @RW5 + disp8 |  |  |  |  |
| 16 | @RW6 + disp8@RW7 + disp8 |  |  |  |  |
| 17 |  |  |  |  |  |
| 18 | @RW0 + disp16 |  |  | Register indirect with 16-bit |  |
| 19 | @RW1 + disp16 |  |  | displacement | 2 |
| 1A | $\begin{aligned} & \text { @RW2 + disp16 } \\ & \text { @RW3 + disp16 } \end{aligned}$ |  |  |  | 2 |
| 1B |  |  |  |  |  |
| 1 C | @RW0 + RW7 |  |  | Register indirect with index | 0 |
| 1D | @RW1 + RW7 |  |  | Register indirect with index | 0 |
| 1 E | @PC + disp16addr16 |  |  | PC indirect with 16-bit displacement |  |
| 1F |  |  |  | Direct address | 2 |

Note: The number of bytes in the address extension is indicated by the " + " symbol in the " $\#$ " (number of bytes) column in the tables of instructions.

## MB90630A Series

Table 4 Number of Execution Cycles for Each Type of Addressing

| Code | Operand | $\begin{array}{c}\text { (a) } \\$\end{array} | $\begin{array}{c}\text { Number of register } \\ \text { Number of execution cycles } \\ \text { for each type of addressing }\end{array}$ |
| :---: | :--- | :---: | :---: |
|  |  |  |  |
| addressing |  |  |  |$]$.

Note: "(a)" is used in the " $\sim$ " (number of states) column and column B (correction value) in the tables of instructions.
Table 5 Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles

| Operand | (b) byte |  | (c) word |  | (d) long |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Number <br> of cycles | Number <br> of <br> access | Number <br> of cycles | Number <br> of <br> access | Number <br> of cycles | Number <br> of <br> access |
| Internal register | +0 | 1 | +0 | 1 | +0 | 2 |
| Internal memory even address | +0 | 1 | +0 | 1 | +0 | 2 |
| Internal memory odd address | +0 | 1 | +2 | 2 | +4 | 4 |
| Even address on external data bus (16 bits) | +1 | 1 | +1 | 1 | +2 | 2 |
| Odd address on external data bus (16 bits) | +1 | 1 | +4 | 2 | +8 | 4 |
| External data bus (8 bits) | +1 | 1 | +4 | 2 | +8 | 4 |

Notes: • "(b)", "(c)", and "(d)" are used in the " "" (number of states) column and column B (correction value) in the tables of instructions.

- When the external data bus is used, it is necessary to add in the number of wait cycles used for ready input and automatic ready.
Table 6 Correction Values for Number of Cycles Used to Calculate Number of Program Fetch Cycles

| Instruction | Byte boundary | Word boundary |
| :--- | :---: | :---: |
| Internal memory | - | +2 |
| External data bus (16 bits) | - | +3 |
| External data bus (8 bits) | +3 | - |

Notes: • When the external data bus is used, it is necessary to add in the number of wait cycles used for ready input and automatic ready.

- Because instruction execution is not slowed down by all program fetches in actuality, these correction values should be used for "worst case" calculations.


## MB90630A Series

Table 7 Transfer Instructions (Byte) [41 Instructions]


Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

## MB90630A Series

Table 8 Transfer Instructions (Word/Long Word) [38 Instructions]

| Mnemonic | \# | $\sim$ | $\begin{aligned} & \mathbf{R} \\ & \mathbf{G} \end{aligned}$ | B | Operation | L | A | 1 | S | T | N | Z | V | v C | WM |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOVW A, dir | 2 | 3 | 0 | (c) | word (A) $\leftarrow$ (dir) | - |  | - | - | - |  |  | - | - - | - |
| MOVW A, addr16 | 3 | 4 | 0 | (c) | word $(\mathrm{A}) \leftarrow$ (addr16) | - |  | - | - | - | * |  |  |  |  |
| MOVW A, SP | 1 | 1 | 0 | 0 | word (A) $\leftarrow($ SP) | - |  | - | - | - | * |  |  | - | - |
| MOVW A, RWi | 1 | 2 | 1 | 0 | word $(A) \leftarrow($ RWi) | - |  | - | - | - | * |  |  | - | - |
| MOVW A, ear | 2 | 2 | 1 | 0 | word $(A) \leftarrow($ ear $)$ | - |  | - | - | - | * |  |  | - | - |
| MOVW A, eam | $2+$ | $3+$ (a) | 0 | (c) | word $(A) \leftarrow($ eam $)$ | - |  | - | - | - | * |  |  | - | - |
| MOVW A, io | 2 | 3 | 0 | (c) | word (A) $\leftarrow$ (io) | - |  | - | - | - | * |  | - | - - |  |
| MOVW A, @A | 2 | 3 | 0 | (c) | word $(A) \leftarrow((A))$ | - |  | - | - | - | * |  | - | - - | - |
| MOVW A, \#mm16 | 3 | 2 | 0 | 0 | word $(A) \leftarrow$ imm16 | - |  | - | - | - | * |  | - | - - | - |
| MOVW A, @RWi+disp8 | 2 | 5 | 1 | (c) | word $(\mathrm{A}) \leftarrow((\mathrm{RWW})$ | - |  | - | - | - | * |  |  |  | - |
| MOVW A, @RLi+disp8 | 3 | 10 | 2 | (c) | +disp8) <br> word $(A) \leftarrow((R L i)$ | - |  |  |  |  |  |  |  | - - | - |
| MOVW dir, A | 2 | 3 | 0 | (c) | +disp8) | - |  |  | - | - | * |  |  |  | - |
| MOVW addr16, A | 3 | 4 | 0 | (c) |  |  |  |  | - | - | * |  |  |  | - |
| MOVW SP, A | 1 | 1 | 0 |  | word ( dir) $\leftarrow$ (A) |  |  |  | - | - | * |  | - |  | - |
| MOVW RWi, A | 1 | 2 | 1 | 0 | word (addr16) $\leftarrow(A)$ | - |  |  | - | - | * |  | - | - | - |
| MOVW ear, A | 2 | 2 | 1 | 0 | word (SP) $\leftarrow(\mathrm{A})$ | - |  |  | - | - | * |  | - |  | - |
| MOVW eam, A | 2+ | $3+$ (a) | 0 | (c) | word ( RWi F ) $\leftarrow(\mathrm{A})$ | - |  |  | - | - | * |  |  |  | - |
| MOVW io, A | 2 | , | 0 | (c) | word (ear) $\leftarrow(A)$ | - |  |  | - | - | * |  |  |  | - |
| MOVW @RWi+disp8, A | 2 |  | 1 | (c) | word (eam) $\leftarrow(A)$ | - |  |  | - | - |  |  |  |  | - |
| MOVW @RLi+disp8, A | 3 | 10 | 2 | (c) | word (io) $\leftarrow$ (A) | - |  |  | - | - |  |  |  |  | - |
| MOVW RWi, ear | 2 | 3 | 1 | (0) | word ((RWi) +disp8) $\leftarrow$ | - |  |  | - | - | * |  |  |  | - |
| MOVW RWi, eam | $2+$ | 4+ (a) | 1 | (c) |  |  |  |  | - | - |  |  |  |  | - |
| MOVW ear, RWi | 2 | 4 | 2 | 0 | word ((RLi) +disp8) $\leftarrow$ |  |  |  | - | - |  |  |  |  | - |
| MOVW eam, RWi | 2+ | 5+ (a) | 1 | (c) | (A) |  |  |  | - | - |  |  |  |  | - |
| MOVW RWi, \#imm16 | 3 | 2 | 1 | (c) | word ( RWi i$) \leftarrow$ (ear) |  |  |  | - | - |  |  | - |  |  |
| MOVW io, \#imm16 | 4 | 5 | 0 | (c) | word $($ RWi $) \leftarrow($ eam $)$ |  |  |  | - | - | - | - |  |  |  |
| MOVW ear, \#imm16 | 4 | 2 | 1 | 0 | word (ear) $\leftarrow($ RWi) |  |  |  | - | - |  |  |  |  |  |
| MOVW eam, \#imm16 | 4+ | 4+ (a) | 0 | (c) | word $($ eam $) \leftarrow(R W i)$ word $($ RWi $) \leftarrow$ imm16 |  |  |  |  |  |  |  |  |  |  |
| MOVW AL, AH /MOVW @A, T | 2 | 3 | 0 | (c) | word (io) $\leftarrow$ imm16 <br> word (ear) $\leftarrow$ imm16 <br> word (eam) $\leftarrow$ imm16 |  |  |  |  |  | * |  |  |  | - |
| XCHW A, ear | 2 | 4 | 2 | 0 |  | - |  |  | - | - |  | - |  |  | - |
| XCHW A, eam | 2+ | 5+ (a) | 0 | $2 \times$ (c) | word $((A)) \leftarrow(A H)$ | - |  |  | - | - | - | - |  | - | - |
| XCHW RWi, ear | 2 | 7 | 4 | 0 |  | - |  | - | - | - | - | - |  | - - | - |
| XCHW RWi, eam | $2+$ | 9+ (a) | 2 | $2 \times$ (c) | word $(A) \leftrightarrow(e a r)$ word $(A) \leftrightarrow(e a m)$ word (RWi) $\leftrightarrow$ (ear) word (RWi) $\leftrightarrow$ (eam) | - | - | - | - | - | - | - |  | - - | - |
| MOVL A, ear | 2 | 4 | 2 | 0 | long (A) $\leftarrow$ (ear) |  |  |  | - |  |  |  |  |  | - |
| MOVL A, eam | $2+$ | 5+ (a) | 0 | (d) | long $(\mathrm{A}) \leftarrow(\mathrm{eam})$ | - |  |  | - | - | * |  | - |  |  |
| MOVL A, \#imm32 | 5 | 3 | 0 | 0 | long $(A) \leftarrow$ imm32 | - |  | - | - |  |  |  |  |  |  |
| MOVL ear, A | 2 | 4 | 2 | 0 | long (ear) $\leftarrow(A)$ | - | - | - | - | - | * |  |  |  | - |
| MOVL eam, A | 2+ | 5+ (a) | 0 | (d) | long (eam) $\leftarrow(A)$ | - | - | - | - | - |  |  |  | - - | - |

Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

## MB90630A Series

Table 9 Addition and Subtraction Instructions (Byte/Word/Long Word) [42 Instructions]

| Mnemonic | \# | ~ | R $\mathbf{G}$ | B | Operation | $\underset{\mathbf{H}}{\mathbf{L}}$ | $\begin{aligned} & \mathbf{A} \\ & \mathbf{H} \end{aligned}$ | I | S | T | N | Z | V | C | WM |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADD | 2 | 2 | 0 | 0 | byte $(A) \leftarrow(A)+$ +imm8 | Z | - | - | - |  |  |  |  |  | - |
| A, \#imm8 | 2 | 5 | 0 | (b) | byte $(A) \leftarrow(A)+$ (dir) | Z | - | - | - | - |  |  |  | * | - |
| ADD A, dir | 2 | 3 | 1 | 0 | byte $($ A $) \leftarrow(\mathrm{A})+$ (ear) | Z | - | - | - | - |  |  |  |  | - |
| ADD A, ear | 2+ | 4+ (a) | 0 | (b) | byte $(A) \leftarrow(A)+($ eam $)$ | Z | - | - | - | - |  | * |  |  | - |
| ADD A, eam | 2 | 3 | 2 | 0 | byte (ear) $\leftarrow$ (ear) + (A) | - | - | - | - | - | * | * |  |  | - |
| ADD ear, A | 2+ | 5+ (a) | 0 | $2 \times$ (b) | byte (eam) $\leftarrow($ eam $)+(\mathrm{A})$ | Z | - | - | - | - | * | * |  |  | * |
| ADD eam, A | 1 | 2 | 0 | 0 | byte $(\mathrm{A}) \leftarrow(\mathrm{AH})+(\mathrm{AL})+(\mathrm{C})$ | Z | - | - | - | - | * | * |  | * | - |
| ADDC A | 2 | 3 | 1 | 0 | byte $(\mathrm{A}) \leftarrow(\mathrm{A})+($ ear $)+(\mathrm{C})$ | Z | - | - | - | - | * | * | * | * | - |
| ADDC A, ear | $2+$ | 4+ (a) | 0 | (b) | byte $(A) \leftarrow(A)+($ eam $)+(C)$ | Z | - | - | - | - | * | * | * | * | - |
| ADDC A, eam | 1 | 3 | 0 | 0 | byte $(A) \leftarrow(A H)+(A L)+(C)$ | Z | - | - | - | - | * | * | * | * | - |
| ADDDC A | 2 | 2 | 0 | 0 | (decimal) | Z | - | - | - | - | * | * | * | * | - |
| SUB A, | 2 | 5 | 0 | (b) | byte $(A) \leftarrow(A)$-imm8 | Z | - | - | - | - | * |  | * |  |  |
| \#imm8 | 2 | 3 | 1 | 0 | byte $(A) \leftarrow(A)-$ (dir) | Z | - | - | - | - | * | * | * |  | - |
| SUB A, dir | 2+ | 4+ (a) | 0 | (b) | byte $(A) \leftarrow(A)-$ (ear) | Z | - | - | - | - | * | * | * |  | - |
| SUB A, ear | 2 | 3 | 2 | 0 | byte $(A) \leftarrow(A)-($ eam $)$ | - | - | - | - | - | * |  | * |  | - |
| SUB A, eam | 2+ | 5+ (a) | 0 | $2 \times$ (b) | byte (ear) $\leftarrow($ ear $)-(\mathrm{A})$ | - | - | - | - | - | * |  | * |  | * |
| SUB ear, A | 1 | 2 | 0 | ( | byte (eam) $\leftarrow($ eam $)-(\mathrm{A})$ | Z | - | - | - | - | * |  |  |  | - |
| SUB eam, A | 2 | 3 | 1 | (b) | byte $(A) \leftarrow(A H)-(A L)-(C)$ | Z | - | - | - | - | * | * |  | * | - |
| SUBC A | $2+$ | 4+ (a) | 0 | (b) | byte $(A) \leftarrow(A)-($ ear $)-(C)$ | Z | - | - | - | - | * | * | * | * | - |
| SUBC A, ear | 1 | 3 | 0 | ) | byte $(A) \leftarrow(A)-(e a m)-(C)$ | Z | - | - | - | - | * |  | * | * | - |
| SUBC A, eam SUBDC A |  |  |  |  | $\begin{aligned} & \text { byte }(\mathrm{A}) \leftarrow(\mathrm{AH})-(\mathrm{AL})-(\mathrm{C}) \\ & (\text { decimal }) \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |
| ADDW A | 1 | 2 | 0 | 0 | word $(A) \leftarrow(A H)+(A L)$ | - | - | - | - | - |  |  |  |  | - |
| ADDW A, ear | 2 | 3 | 1 | (c) | word $(A) \leftarrow(A)+($ ear $)$ | - |  | - | - | - |  |  |  |  |  |
| ADDW A, eam | $2+$ | 4+ (a) | 0 | (c) | word $(A) \leftarrow(A)+($ eam $)$ | - | - | - | - | - | * |  | * |  |  |
| ADDW A, | 3 | (a) | 0 | ( | word $(A) \leftarrow(A)+i m m 16$ | - | - | - | - | - |  |  | * |  | - |
| \#imm16 | 2 | 3 | 2 | 0 | word (ear) $\leftarrow$ (ear) + (A) | - | - | - | - | - |  |  | * |  | - |
| ADDW ear, A | $2+$ | 5+ (a) | 0 | $2 \times$ (c) | word (eam) $\leftarrow$ (eam) + (A) | - | - | - | - | - |  |  |  |  | * |
| ADDW eam, A | 2 | 3 | 1 | 0 | word $(A) \leftarrow(A)+($ ear $)+(C)$ | - | - | - | - | - |  |  |  |  | - |
| ADDCW A, ear | $2+$ | 4+ (a) | 0 | (c) | word $(A) \leftarrow(A)+($ eam $)+(C)$ | - | - | - | - | - | * |  |  |  | - |
| ADDCW A, eam | 1 | 2 | 0 | 0 | word $(A) \leftarrow(A H)-(A L)$ | - | - | - | - | - |  |  |  |  | - |
| SUBW A | 2 | 3 |  | (c) | word $(A) \leftarrow(A)-($ ear $)$ | - | - | - | - | - |  |  |  |  | - |
| SUBW A, ear | $2+$ | 4+ (a) | 0 | (c) | word $(A) \leftarrow(A)-$ eam $)$ | - |  | - | - | - |  |  |  |  | - |
| SUBW A, eam | 3 | 2 | 0 | 0 | word $(A) \leftarrow(A)$-imm16 | - |  | - | - | - |  |  |  |  | - |
| SUBW <br> A, <br> \#imm16 | $\stackrel{2}{2+}$ | 3 $5+(a)$ | 2 | ${ }_{2 \times}^{0}$ | word (ear) $\leftarrow($ ear $)-(A)$ | - |  | - | - | - |  | * |  | * | - |
| \#\#mm16 ${ }^{\text {SUM }}$ ear, A | $2+$ 2 2 | 5+(a) | 0 | $2 \times(\mathrm{c})$ 0 | word $(\mathrm{eam}) \leftarrow(\mathrm{eam})-(\mathrm{A})$ word $(A) \leftarrow(A)-($ ear $)-(C)$ | - | - | - | - | - | * | * | * | * | _ |
| SUBW eam, A | 2+ | 4+ (a) | 0 | (c) | word $(A) \leftarrow(A)-($ eam $)-(C)$ | - | - | - | - | - | * | * | * | * | - |
| SUBCW A, ear SUBCW A, eam |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ADDL A, ear | 2 | ${ }^{6}$ | 2 | (d) | long $(A) \leftarrow(A)+$ (ear) |  | - | - | - | - |  |  |  |  | - |
| ADDL A, eam | 2+ | 7+ (a) | 0 | (d) | long $(A) \leftarrow(A)+($ eam $)$ | - | - | - | - | - | * |  |  |  | - |
| ADDL A, | 5 | 4 | 0 | 0 | long $(A) \leftarrow(A)+i m m 32$ | - | - | - | - | - | * | * | * | * | - |
| \#imm32 | 2 | 6 | 2 | 0 | long $(A) \leftarrow(A)-$ (ear) | - | - | - | - | - | * | * |  |  | - |
| SUBL A, ear | $2+$ | 7+ (a) | 0 | (d) | long $(A) \leftarrow(A)-$ (eam) | - | - | - | - | - | * | * | * | * | - |
| SUBL A, eam | 5 | 4 | 0 | 0 | long $(A) \leftarrow(A)$-imm32 | - | - | - | - | - | * |  | * | * | - |
| $\left.\right\|_{\# \text { Simm32 }} ^{\text {SUBL }}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

## MB90630A Series

Table 10 Increment and Decrement Instructions (Byte/Word/Long Word) [12 Instructions]


Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 11 Compare Instructions (Byte/Word/Long Word) [11 Instructions]

| Mnemonic |  | \# | ~ | $\begin{aligned} & \hline \mathbf{R} \\ & \mathbf{G} \end{aligned}$ | B | Operation | $\overline{\mathrm{L}}$ | A | 1 | S | T | N | Z | V | C | WM |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CMP | A | 1 | 1 | 0 | 0 | byte (AH) - (AL) | - | - | - | - | , | * | * | * |  | - |
| CMP | A, ear | 2 | 2 | 1 | 0 | byte $(A) \leftarrow$ (ear) | - | - | - | - | - | * | * | * | * | - |
| CMP | A, eam | 2+ | $3+$ (a) | 0 | (b) | byte $(A) \leftarrow$ (eam) | - | - | - | - | - | * | * | * | * | - |
| CMP | A, \#imm8 | 2 | 2 | 0 | 0 | byte (A) $\leftarrow$ imm8 | - | - | - | - | - | * | * | * | * | - |
| CMPW | A | 1 | 1 | 0 | 0 | word (AH) - (AL) | - | - | - | - | - |  |  |  |  |  |
| CMPW | A, ear | 2 | 2 | 1 | 0 | word $(A) \leftarrow$ (ear) | - | - | - | - | - |  |  |  | * | _ |
| CMPW | A, eam | 2+ | $3+$ (a) | 0 | (c) | word (A) $\leftarrow$ (eam) | - | - | - | - | - | * | * | * | * | - |
| CMPW | A, \#imm16 |  | 2 | 0 | 0 | word (A) $\leftarrow$ imm16 | - | - | - | - | - | * |  | * |  |  |
| CMPL | A, ear | 2 | 6 | 2 | 0 | word $(A) \leftarrow($ ear $)$ | - | - | - | - | - | * | * | * | * | - |
| CMPL | A, eam | $2+$ | 7+ (a) | 0 | (d) | word (A) $\leftarrow($ eam $)$ | - | - | - | - | - | * | * | * | * | - |
| CMPL | A, \#imm32 | 5 | 3 | 0 | 0 | word (A) $\leftarrow$ imm32 | - | - | - | - | - | * | * | * | * | - |

Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

## MB90630A Series

Table 12 Multiplication and Division Instructions (Byte/Word/Long Word) [11 Instructions]

*1: 3 when the result is zero, 7 when an overflow occurs, and 15 normally.
*2: 4 when the result is zero, 8 when an overflow occurs, and 16 normally.
*3: $6+$ (a) when the result is zero, $9+$ (a) when an overflow occurs, and $19+$ (a) normally.
*4: 4 when the result is zero, 7 when an overflow occurs, and 22 normally.
*5: $6+$ (a) when the result is zero, $8+$ (a) when an overflow occurs, and $26+$ (a) normally.
*6: (b) when the result is zero or when an overflow occurs, and $2 \times(\mathrm{b})$ normally.
*7: (c) when the result is zero or when an overflow occurs, and $2 \times$ (c) normally.
*8: 3 when byte (AH) is zero, and 7 when byte (AH) is not zero.
*9: 4 when byte (ear) is zero, and 8 when byte (ear) is not zero.
*10: $5+$ (a) when byte (eam) is zero, and $9+(\mathrm{a})$ when byte (eam) is not 0 .
*11: 3 when word (AH) is zero, and 11 when word (AH) is not zero.
*12: 4 when word (ear) is zero, and 12 when word (ear) is not zero.
*13: $5+$ (a) when word (eam) is zero, and $13+$ (a) when word (eam) is not zero.
Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

## MB90630A Series

Table 13 Logical 1 Instructions (Byte/Word) [39 Instructions]

| Mnemonic |  | \# | $\sim$ | $\begin{aligned} & \mathbf{R} \\ & \mathbf{G} \end{aligned}$ | B | Operation | $\begin{aligned} & \mathbf{L} \\ & \mathbf{H} \end{aligned}$ | $\begin{aligned} & \mathrm{A} \\ & \mathrm{H} \end{aligned}$ | I | S | T | N | Z | V | C | $\begin{gathered} \text { RM } \\ \mathbf{W} \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AND | A, \#imm8 | 2 | 2 | 0 | 0 | byte $(A) \leftarrow(A)$ and imm8 | - | - | - | - | - |  |  | R | - | - |
| AND | A, ear | 2 | 3 | 1 | 0 | byte $(A) \leftarrow(A)$ and (ear) | - | - | - | - | - | * |  | R | - | - |
| AND | A, eam | 2+ | 4+ (a) | 0 | (b) | byte $(A) \leftarrow(A)$ and (eam) | - | - | - | - | - | * | * | R | - | - |
| AND | ear, A | 2 | 3 | 2 | 0 | byte (ear) $\leftarrow$ (ear) and (A) | - | - | - | - | - | * | * | R | - | - |
| AND | eam, A | 2+ | $5+$ (a) | 0 | $2 \times$ (b) | byte $($ eam $) \leftarrow($ eam $)$ and $(A)$ | - | - | - | - | - | * |  | R | - | * |
| OR | A, \#imm8 | 2 | 2 | 0 | 0 | byte $(\mathrm{A}) \leftarrow(\mathrm{A})$ or imm8 | - | - | - | - | - | * | * | R | - | - |
| OR | A, ear | 2 | 3 | 1 | 0 | byte $(A) \leftarrow(A)$ or (ear) | - | - | - | - | - | * |  | R | - | - |
| OR | A, eam | 2+ | 4+ (a) | 0 | (b) | byte $(A) \leftarrow(A)$ or (eam) | - | - | - | - | - | * |  | R | - | - |
| OR | ear, A | 2 | 3 | 2 | 0 | byte (ear) $\leftarrow$ (ear) or (A) | - | - | - | - | - | * |  | R | - | - |
| OR | eam, A | 2+ | $5+$ (a) | 0 | $2 \times$ (b) | byte (eam) $\leftarrow$ (eam) or $(A)$ | - | - | - | - | - | * | * | R | - | * |
| XOR | A, \#imm8 | 2 | 2 | 0 | 0 | byte $(\mathrm{A}) \leftarrow(\mathrm{A})$ xor imm8 | - | - | - | - | - | * |  | R | - | - |
| XOR | A, ear | 2 | 3 | 1 | 0 | byte $(A) \leftarrow(A)$ xor (ear) | - | - | - | - | - | * |  | R | - | - |
| XOR | A, eam | 2+ | $4+$ (a) | 0 | (b) | byte $(A) \leftarrow(A)$ xor (eam) | - | - | - | - | - | * |  | R | - | - |
| XOR | ear, A | 2 | 3 | 2 | 0 | byte (ear) $\leftarrow$ (ear) xor (A) | - | - | - | - | - | * |  | R | - | - |
| XOR | eam, A | 2+ | $5+$ (a) | 0 | $2 \times$ (b) | byte (eam) $\leftarrow$ (eam) xor $(\mathrm{A})$ | - | - | - | - | - | * | * | R | - | * |
| NOT | A | 1 | 2 | 0 | 0 | byte $(\mathrm{A}) \leftarrow$ not $(\mathrm{A})$ | - | - | - | - | - |  | * | R | - | - |
| NOT | ear | 2 | 3 | 2 | 0 | byte (ear) $\leftarrow$ not (ear) | - | - | - | - | - | * | * | R | - | - |
| NOT | eam | 2+ | 5+ (a) | 0 | $2 \times(\mathrm{b})$ | byte (eam) $\leftarrow$ not (eam) | - | - | - | - | - | * | * | R | - | * |
| ANDW |  | 1 | 2 | 0 | 0 | word $(A) \leftarrow(A H)$ and $(A)$ | - | - | - | - | - | * | * | R | - | - |
| ANDW | A, \#imm16 | 3 | 2 | 0 | 0 | word $(A) \leftarrow(A)$ and imm16 | - | - | - | - | - | * |  | R | - | - |
| ANDW | A, ear | 2 | 3 | 1 | 0 | word $(A) \leftarrow(A)$ and (ear) | - | - | - | - | - | * |  | R | - | - |
| ANDW | A, eam | 2+ | 4+ (a) | 0 | (c) | word $(A) \leftarrow(A)$ and (eam) | - | - | - | - | - | * |  | R | - | - |
| ANDW | ear, A | 2 | 3 | 2 | 0 | word (ear) $\leftarrow$ (ear) and (A) | - | - | - | - | - | * | * | R | - | - |
| ANDW | eam, A | 2+ | $5+$ (a) | 0 | $2 \times$ (c) | word $($ eam $) \leftarrow($ eam $)$ and $(A)$ | - | - | - | - | - | * | * | R | - | * |
| ORW | A | 1 | 2 | 0 | 0 | word $(\mathrm{A}) \leftarrow(\mathrm{AH})$ or $(\mathrm{A})$ | - | - | - | - | - | * | * | R | - | - |
| ORW | A, \#imm16 | 3 | 2 | 0 | 0 | word $(A) \leftarrow(A)$ or imm16 | - | - | - | - | - | * |  | R | - | - |
| ORW | A, ear | 2 | 3 | 1 | 0 | word $(A) \leftarrow(A)$ or (ear) | - | - | - | - | - | * |  | R | - | - |
| ORW | A, eam | 2+ | 4+ (a) | 0 | (c) | word $(A) \leftarrow(A)$ or (eam) | - | - | - | - | - | * | * | R | - | - |
| ORW | ear, A | 2 | 3 | 2 | 0 | word (ear) $\leftarrow$ (ear) or $(\mathrm{A})$ | - | - | - | - | - | * | * | R | - | - |
| ORW | eam, A | 2+ | 5+ (a) | 0 | $2 \times$ (c) | word (eam) $\leftarrow($ eam ) or $(A)$ | - | - | - | - | - | * | * | R | - | * |
| XORW | A |  | 2 | 0 | 0 | word $(A) \leftarrow(A H)$ xor $(A)$ | - | - | - | - | - | * |  | R | - | - |
| XORW | A, \#imm16 | 3 | 2 | 0 | 0 | word $(A) \leftarrow(A)$ xor imm16 | - | - | - | - | - | * | * | R | - | - |
| XORW | A, ear | 2 | 3 | 1 | 0 | word $(A) \leftarrow(A)$ xor (ear) | - | - | - | - | - | * | * | R | - | - |
| XORW | A, eam | 2+ | 4+ (a) | 0 | (c) | word $(A) \leftarrow(A)$ xor (eam) | - | - | - | - | - | * |  | R | - | - |
| XORW | ear, A | 2 | 3 | 2 | 0 | word (ear) $\leftarrow$ (ear) xor (A) | - | - | - | - | - | * | * | R | - | - |
| XORW | eam, A | 2+ | $5+$ (a) | 0 | $2 \times$ (c) | word $($ eam $) \leftarrow($ eam $)$ xor $(A)$ | - | - | - | - | - | * | * | R | - | * |
| NOTW |  |  | 2 | 0 | 0 | word $(\mathrm{A}) \leftarrow \operatorname{not}(\mathrm{A})$ | - | - | - | - | - | * | * | R | - | - |
| NOTW | ear | 2 | 3 | 2 | 0 | word (ear) $\leftarrow$ not (ear) | - | - | - | - | - | * | * | R | - | - |
| NOTW | eam | 2+ | 5+ (a) | 0 | $2 \times$ (c) | word (eam) $\leftarrow$ not (eam) | - | - | - | - | - | * | * | R | - | * |

Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

## MB90630A Series

Table 14 Logical 2 Instructions (Long Word) [6 Instructions]

| Mnemonic | \# | $\sim$ | R | B | Operation | $\stackrel{L}{\mathbf{H}}$ | $\stackrel{\text { A }}{\text { H }}$ | 1 | S | T | N | Z | V | C | WM |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANDL A, ear | 2 | (a) | 2 | (d) | long (A) $\leftarrow(\mathrm{A})$ and (ear) | - | - | - | - | - |  | * | R | - | - |
| ANDL A, eam | 2+ | 7+ (a) | 0 | (d) | long $(A) \leftarrow(A)$ and (eam) | - | - | - | - | - |  | * | R | - | - |
| ORL A, ear | 2 | 6 | 2 | 0 | long $(A) \leftarrow(A)$ or (ear) | - | - | - | - | - | * | * | R | - | - |
| ORL A, eam | 2+ | 7+ (a) | 0 | (d) | long $(A) \leftarrow(A)$ or (eam) | - | - | - | - | - | * | * | R | - | - |
| XORL A, ea | 2 | 6 | 2 | 0 | long $(A) \leftarrow(A)$ xor (ear) | - | - | - | - | - | * | * | R | - | - |
| XORL A, eam | 2+ | 7+ (a) | 0 | (d) | long $(A) \leftarrow(A)$ xor (eam) | - | - | - | - | - | * |  | R | - | - |

Table 15 Sign Inversion Instructions (Byte/Word) [6 Instructions]

| Mnemonic |  | \# | $\sim$ | $\begin{aligned} & \mathbf{R} \\ & \mathbf{G} \end{aligned}$ | B | Operation | $\stackrel{\mathbf{L}}{\mathbf{H}}$ | $\begin{array}{\|l} \hline \mathbf{A} \\ \mathbf{H} \end{array}$ | 1 | S | T | N | Z | V | C | $\underset{\mathrm{WM}}{\mathrm{RM}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NEG | A | 1 | 2 | 0 | 0 | bte (A) ヶ- (A) | X | - | - | - | - | * | * | * | * | - |
| NEG NEG | ear eam | $\begin{gathered} 2 \\ 2+ \end{gathered}$ | $\begin{gathered} 3 \\ 5+(a) \end{gathered}$ | $\begin{aligned} & 2 \\ & 0 \end{aligned}$ | $\begin{gathered} 0 \\ 2 \times(b) \end{gathered}$ | byte (ear) $\leftarrow 0$ - (ear) <br> byte $($ eam $) \leftarrow 0-($ eam $)$ | - | - | - | - | - | * | * | * | * | - |
| NEGW |  | 1 | 2 | 0 | 0 | word $(A) \leftarrow 0-(A)$ | - | - | - | - | - | * | * | * | * | - |
| NEGW NEGW | ear | $\begin{gathered} 2 \\ 2+ \end{gathered}$ | $\begin{gathered} 3 \\ 5+(a) \end{gathered}$ | $\begin{aligned} & 2 \\ & 0 \end{aligned}$ | $\underset{2 \times(\mathrm{c})}{0}$ | word (ear) $\leftarrow 0$ - (ear) word (eam) $\leftarrow 0$ - (eam) | - | - | - | - | - | * | * | * | * | - |

Table 16 Normalize Instruction (Long Word) [1 Instruction]

| Mnemonic | \# | ~ | RG | B | Operation | $\overline{\mathrm{L}}$ | ${ }_{\text {A }}^{\text {H }}$ | 1 | S | T | N | Z | V | C | WM |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NRML A, R0 | 2 | *1 | 1 | 0 | long (A) $\leftarrow$ Shift until first digit is " 1 " <br> byte (RO) $\leftarrow$ Current shift count | - | - | - | - | - | - | * | - | - | - |

*1: 4 when the contents of the accumulator are all zeroes, $6+(\mathrm{RO})$ in all other cases (shift count).
Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

## MB90630A Series

Table 17 Shift Instructions (Byte/Word/Long Word) [18 Instructions]

| Mnemonic | \# | ~ | $\begin{aligned} & \hline \mathbf{R} \\ & \mathbf{G} \end{aligned}$ | B | Operation | L | A | 1 | S | T | N | Z | V | C | WM |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RORCA ROLC A | $\begin{array}{\|l\|} \hline 2 \\ 2 \end{array}$ | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \hline 0 \\ & 0 \end{aligned}$ | byte $($ A $) \leftarrow$ Right rotation with carry byte (A) $\leftarrow$ Left rotation with carry | - |  | - | - | - |  |  | $-$ |  |  |
| RORCear RORCeam ROLC ear ROLC eam | $\begin{gathered} 2 \\ 2+ \\ 2 \\ 2 \\ 2+ \end{gathered}$ | $\begin{gathered} 3 \\ 5+ \\ \text { (a) } \\ 3 \\ 5+ \end{gathered}$ | $\begin{aligned} & 2 \\ & 0 \\ & 2 \\ & 0 \end{aligned}$ | $\begin{gathered} 0 \\ 2 \times(\mathrm{b}) \\ 0 \\ 2 \times(\mathrm{b}) \end{gathered}$ | byte (ear) $\leftarrow$ Right rotation with carry byte $($ eam $) \leftarrow$ Right rotation with carry <br> byte (ear) $\leftarrow$ Left rotation with carry <br> byte (eam) $\leftarrow$ Left rotation with carry | - | $\begin{aligned} & - \\ & \text { - } \\ & \text { - } \end{aligned}$ | - | $\begin{aligned} & - \\ & - \\ & - \\ & - \end{aligned}$ | $\begin{aligned} & - \\ & - \\ & - \\ & - \end{aligned}$ |  |  | $\begin{aligned} & - \\ & - \\ & - \\ & - \end{aligned}$ |  | * |
| $\begin{array}{ll} \text { ASR } & \text { A, RO } \\ \text { LSR } & \text { A, RO } \\ \text { LSL } & \text { A, RO } \end{array}$ | $\begin{aligned} & 2 \\ & 2 \\ & 2 \end{aligned}$ | $\begin{aligned} & \text { (a) } \\ & { }^{\prime} 1 \\ & { }_{1} \\ & { }_{1} \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \end{aligned}$ | byte (A) $\leftarrow$ Arithmetic right barrel shift (A, RO) <br> byte $($ A) $\leftarrow$ Logical right barrel shift (A, R0) <br> byte (A) $\leftarrow$ Logical left barrel shift (A, RO) | - | - | - | $\begin{aligned} & - \\ & - \end{aligned}$ |  |  |  | $-$ | * | - |
| ASRWA LSRWA SHRW A LSLW A/ SHLW A <br> ASRWA, R0 LSRWA, R0 LSLW A, RO | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & 1 \\ & 2 \\ & 2 \\ & 2 \end{aligned}$ | $\begin{aligned} & 2 \\ & 2 \\ & 2 \\ & 2 \\ & { }_{1} \\ & { }_{1} \\ & \star_{1} \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \text { word (A) } \leftarrow \text { Arithmetic right shift (A, } 1 \\ & \text { bit) } \\ & \text { word }(\text { A }) \leftarrow \text { Logical right shift (A, 1 } \\ & \text { bit) } \\ & \text { word (A) } \leftarrow \text { Logical left shift (A, 1 bit) } \\ & \text { word (A) } \leftarrow \text { Arithmetic right barrel shift (A, } \\ & \text { R0) } \\ & \text { word (A) } \leftarrow \text { Logical right barrel shift } \\ & \text { (A, RO) } \\ & \text { word (A) } \leftarrow \text { Logical left barrel shift (A, } \\ & \text { R0) } \end{aligned}$ | - <br> - <br> - <br> - <br> - <br> - | - - - - - - | - - - - - - | $\begin{aligned} & - \\ & - \\ & - \\ & - \\ & - \\ & - \end{aligned}$ | * | R | * | - <br> - <br> - <br> - <br> - <br> - | * | - - - - - |
| ASRL A, R0 <br> LSRL A, R0 <br> LSLL A, RO | $\begin{aligned} & 2 \\ & 2 \\ & 2 \\ & 2 \end{aligned}$ | $\begin{aligned} & *_{2} \\ & { }_{2} \\ & { }_{2} \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \text { long }(A) \leftarrow \text { Arithmetic right shift (A, } \\ & \text { R0) } \\ & \text { long }(A) \leftarrow \text { Logical right barrel shift } \\ & \text { (A, RO) } \\ & \text { long (A) } \leftarrow \text { Logical left barrel shift (A, } \\ & \text { R0) } \end{aligned}$ | - | - | - | - | * | * | * | - |  | - |

*1: 6 when R0 is $0,5+(\mathrm{RO})$ in all other cases.
*2: 6 when R0 is $0,6+(R 0)$ in all other cases.
Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

## MB90630A Series

Table 18 Branch 1 Instructions [31 Instructions]

*1: 4 when branching, 3 when not branching.
*2: (b) $+3 \times(\mathrm{c})$
*3: Read (word) branch address.
*4: W: Save (word) to stack; R: read (word) branch address.
*5: Save (word) to stack.
*6: W: Save (long word) to W stack; R: read (long word) R branch address.
*7: Save (long word) to stack.
Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 19 Branch 2 Instructions [19 Instructions]

| Mnemonic | \# | ~ | RG | B | Operation | $\overline{\mathrm{H}}$ | ${ }_{\text {A }}$ | 1 | S | T | N | Z | V | C | WM |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CBNE A, \#imm8, rel | 3 | *1 | 0 | 0 | Branch when byte (A) $=$ | - | - | - | - | - |  | * | * | * | - |
| CWBNEA, \#imm16, rel | 4 | *1 | 0 | 0 | imm8 | - | - | - | - | - |  | * | * | * | - |
| CBNE ear, \#imm8, rel | 4 | *2 | 1 | 0 | Branch when word $(A) \neq$ imm16 | - | - | - | - | - | * | * | * | * | - |
| CBNE eam, \#imm8, | 4+ | * 3 | 0 | (b) |  | - | - | - | - | - | * | * | * | * | - |
| rel*9 | 5 | *4 | 1 | 0 | Branch when byte (ear) $=$ | - | - | - | - | - | * | * | * | * | - |
| CWBNEear, \#imm16, | $5+$ | *3 | 0 | (c) | imm8 | - | - | - | - | - |  | * |  | * | - |
| CWBNEeam, \#imm16, | 3 | *5 | 2 | 0 | Branch when byte (eam) f imm8 | - | - | - | - | - | * | * | * | - | - |
| rel*9 |  |  |  |  | Branch when word (ear) $\neq$ |  |  |  |  |  |  |  | * |  |  |
| DBNZ ear, rel | 3+ | * 6 | 2 | 2× (b) | imm16 <br> Branch when word (eam) $\neq$ imm16 | - | - | - | - | - | * | * | * | - | * |
| DBNZ eam, rel | 3 | *5 | 2 | 0 |  | - | - | - | - | - | * | * | * | - | - |
|  | $3+$ | * 6 | 2 | 2× (c) | Branch when byte (ear) = (ear) - 1, and (ear) $\neq 0$ | - | - | - | - | - | * | * | * | - | * |
| DWBNZ ear, rel |  |  |  |  | Branch when byte (eam) = (eam) - 1, and (eam) $\neq 0$ |  |  |  |  |  |  |  |  |  |  |
| DWBNZ eam, rel | 2 | 20 | 0 | $8 \times$ (c) |  | - | - | R | S | - | - | - | - | - | - |
|  | 3 | 16 | 0 | $6 \times$ (c) | Branch when word (ear) = | - | - | R | S | - | - | - | - | - | - |
|  | 4 | 17 | 0 | 6× (c) | (ear) - 1, and (ear) $\neq 0$ | - | - | R | S | - | - | - | - | - | - |
| INT \#vct8 | 1 | 20 | 0 | $8 \times$ (c) | Branch when word (eam) = | - | - | R | S | - | - | - | - | - | - |
| INT addr16 | 1 | 15 | 0 | 6× (c) | (eam) - 1, and (eam) $\neq 0$ | - | - |  |  | * |  | * | * | * | - |
| INTP addr24 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| INT9 | 2 | 6 | 0 | (c) | Software interrupt Software interrupt | - | - | - | - | - | - | - | - | - | - |
|  |  |  |  |  | Software interrupt |  |  |  |  |  |  |  |  |  |  |
| LINK \#local8 |  |  |  |  | Software interrupt |  |  |  |  |  |  |  |  |  |  |
|  | 1 | 5 | 0 | (c) | Return from interrupt | - | - | - | - | - | - | - | - | - | - |
|  |  |  |  |  | At constant entry, save old |  |  |  |  |  |  |  |  |  |  |
| UNLINK | 1 | 4 | 0 | (c) | frame pointer to stack, set | - | - | - | - | - | - | - | - | - | - |
|  | 1 | 6 |  | (d) | new frame pointer, and allocate local pointer area |  | - | - | - | - | - | - | - |  |  |
|  |  |  |  |  | At constant entry, retrieve |  |  |  |  |  |  |  |  |  |  |
| RETP *8 |  |  |  |  | old frame pointer from stack. |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  | Return from subroutine |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  | Return from subroutine |  |  |  |  |  |  |  |  |  |  |

*1: 5 when branching, 4 when not branching
*2: 13 when branching, 12 when not branching
*3: $7+$ (a) when branching, $6+$ (a) when not branching
*4: 8 when branching, 7 when not branching
*5: 7 when branching, 6 when not branching
*6: $8+(a)$ when branching, $7+$ (a) when not branching
*7: Retrieve (word) from stack
*8: Retrieve (long word) from stack
*9: In the CBNE/CWBNE instruction, do not use the RWj+ addressing mode.
Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

## MB90630A Series

Table 20 Other Control Instructions (Byte/Word/Long Word) [36 Instructions]

| Mnemonic | \# | $\sim$ | RG | B | Operation | $\stackrel{\mathrm{L}}{\mathrm{H}}$ | A | I | S | T | N | Z | V | C | RM |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PUSHW A | 1 | 4 | 0 | (c) | word $(\mathrm{SP}) \leftarrow(\mathrm{SP})-2,((\mathrm{SP})) \leftarrow(\mathrm{A})$ | - | - | - | - | - | - | - | - | - | - |
| PUSHW AH | 1 | 4 | 0 | (c) | word $(S P) \leftarrow(S P)-2,((S P)) \leftarrow(A H)$ | - | - | - | - | - | - | - | - | - | - |
| PUSHW PS | 1 | 4 | 0 | (c) | word $(\mathrm{SP}) \leftarrow(\mathrm{SP})-2,((\mathrm{SP})) \leftarrow(\mathrm{PS})$ | - | - | - | - | - | - | - | - | - | - |
| PUSHW rlst | 2 | *3 | *5 | *4 | $(\mathrm{SP}) \leftarrow(\mathrm{SP})-2 \mathrm{n},((\mathrm{SP})) \leftarrow($ rlst $)$ | - | - | - | - | - | - | - | - | - | - |
| POPW A | 1 | 3 | 0 | (c) | word $(\mathrm{A}) \leftarrow((\mathrm{SP}) \mathrm{)}$, $(\mathrm{SP}) \leftarrow(\mathrm{SP})+2$ | - | * | - | - | - | - | - | - | - | - |
| POPW AH | 1 | 3 | 0 | (c) | word $(\mathrm{AH}) \leftarrow((\mathrm{SP})),(\mathrm{SP}) \leftarrow(\mathrm{SP})+2$ | - | - | - | - | - | - | - | - | - | - |
| POPW PS | 1 | 4 | 0 | (c) | word $(\mathrm{PS}) \leftarrow((\mathrm{SP})),(\mathrm{SP}) \leftarrow(\mathrm{SP})+2$ | - | - | * | * | * | * | * | * | * | - |
| POPW rlst | 2 | *2 | *5 | *4 | $(\mathrm{rlst}) \leftarrow((\mathrm{SP}) \mathrm{)},(\mathrm{SP}) \leftarrow(\mathrm{SP})+2 \mathrm{n}$ | - | - | - | - | - | - | - | - | - | - |
| JCTX @A | 1 | 14 | 0 | $6 \times(\mathrm{c})$ | Context switch instruction | - | - | * | * | * | * | * | * | * | - |
| AND CCR, \#imm8 | 2 | 3 | 0 | 0 | byte $(C C R) \leftarrow(C C R)$ and imm8 | - | - | * | * | * | * | * | * | * | - |
| OR CCR, \#imm8 | 2 | 3 | 0 | 0 | byte $(C C R) \leftarrow(C C R)$ or imm8 | - | - | * | * | * | * | * | * | * | - |
| MOV RP, \#imm8 | 2 | 2 | 0 | 0 | byte (RP) ↔imm8 | - | - | - | - | - | - | - | - | - | - |
| MOV ILM, \#imm8 | 2 | 2 | 0 | 0 | byte (ILM) $\leftarrow$ imm8 | - | - | - | - | - | - | - | - | - | - |
| MOVEA RWi, ear | 2 | 3 | 1 | 0 | word (RWi) $\leftarrow$ ear | - | - | - | - | - | - | - | - | - | - |
| MOVEA RWi, eam | 2+ | $2+(\mathrm{a})$ | 1 | 0 | word (RWi) $\leftarrow$ eam | - | - | - | - | - | - | - | - | - | - |
| MOVEA A, ear | 2 | 1 | 0 | 0 | word(A) $\leftarrow$ ear | - | * | - | - | - | - | - | - | - | - |
| MOVEA A, eam | 2+ | $1+(\mathrm{a})$ | 0 | 0 | word $(A) \leftarrow$ eam | - | * | - | - | - | - | - | - | - | - |
| ADDSP \#imm8 | 2 | 3 | 0 | 0 | word (SP) $\leftarrow(\mathrm{SP})+$ +ext (imm8) | - | - | - | - | - | - | - | - | - | - |
| ADDSP \#imm16 | 3 | 3 | 0 | 0 | word $(\mathrm{SP}) \leftarrow(\mathrm{SP})+$ +imm16 | - | - | - | - | - | - | - | - | - | - |
| MOV A, brgl | 2 | *1 | 0 | 0 | byte $($ A $) \leftarrow$ (brgl) | Z | * | - | - | - | * | * | - | - | - |
| MOV brg2, A | 2 | 1 | 0 | 0 | byte (brg2) $\leftarrow$ ( A) | - | - | - | - | - | * | * | - | - | - |
| NOP | 1 | 1 | 0 | 0 | No operation | - | - | - | - | - | - | - | - | - | - |
| ADB | 1 | 1 | 0 | 0 | Prefix code for accessing AD space | - | - | - | - | - | - | - | - | - | - |
| DTB | 1 | 1 | 0 | 0 | Prefix code for accessing DT space | - | - | - | - | - | - | - | - | - | - |
| PCB | 1 | 1 | 0 | 0 | Prefix code for accessing PC space | - | - | - | - | - | - | - | - | - | - |
| SPB | 1 | 1 | 0 | 0 | Prefix code for accessing SP space | - | - | - | - | - | - | - | - | - | - |
| NCC | 1 | 1 | 0 | 0 | Prefix code for no flag change | - | - | - | - | - | - | - | - | - | - |
| CMR | 1 | 1 | 0 | 0 | Prefix code for common register bank | - | - | - | - | - | - | - | - | - | - |

*1: PCB, ADB, SSB, USB, and SPB : 1 state DTB, DPR
: 2 states
*2: $7+3 \times$ (pop count) $+2 \times$ (last register number to be popped), 7 when rlst $=0$ (no transfer register)
*3: $29+$ (push count) $-3 \times$ (last register number to be pushed), 8 when rist $=0$ (no transfer register)
*4: Pop count $\times$ (c), or push count $\times$ (c)
*5: Pop count or push count.
Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

## MB90630A Series

Table 21 Bit Manipulation Instructions [21 Instructions]

| Mnemonic | \# | $\sim$ | RG | B | Operation | $\mathbf{H}$ | ${ }_{\text {A }}^{\text {H }}$ | 1 | S | T | N | Z | V | C | $\begin{aligned} & \hline \mathrm{RM} \\ & \mathrm{~W} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOVB A, dir:bp | 3 | 5 | 0 | (b) | byte (A) $\leftarrow$ (dir:bp) | Z |  | - | - | - |  |  |  |  | - |
| MOVB A, | 4 | 5 | 0 | (b) | byte $($ A $) \leftarrow($ addr $16: \mathrm{bp})$ b | Z | * | - | - | - | * |  | - | - | - |
| addr16:bp | 3 | 4 | 0 | (b) | byte $(A) \leftarrow$ (io:bp) b | Z | * | - | - | - |  | * | - | - |  |
|  | 3 | 7 | 0 | $2 \times$ (b) | bit (dir:bp) $\mathrm{b} \leftarrow(\mathrm{A})$ | - | - | - | - | - | * | * | - | - |  |
| MOVB dir:bp, A | 4 | 7 | 0 | $2 \times$ (b) | bit (addr16:bp) $\mathrm{b} \leftarrow(\mathrm{A})$ | - | - | - | - | - | * | * | - | - | * |
| MOVB addr16:bp, A | 3 | 6 | 0 | $2 \times$ (b) | bit (io:bp) $\mathrm{b} \leftarrow(\mathrm{A})$ | - | - | - | - | - | * | * | - | - | * |
| MOVB io:bp, A | 3 | 7 | 0 | $2 \times$ (b) | bit (dir:bp) $\mathrm{b} \leftarrow 1$ | - | - | - | - | - | - | - | - | - |  |
|  | 4 | 7 | 0 | $2 \times$ (b) | bit (addr16:bp) $\mathrm{b} \leftarrow 1$ | - | - | - | - | - | - | - | - | - | * |
| SETB dir:bp SETB addr16:bp | 3 | 7 | 0 | $2 \times$ (b) | bit (io:bp) $\mathrm{b} \leftarrow 1$ | - | - | - | - | - | - | - | - | - | * |
| SETB io:bp | 3 | 7 | 0 | $2 \times$ (b) | bit (dir:bp) $\mathrm{b} \leftarrow 0$ | - | - | - | - | - | - | - | - | - |  |
|  | 4 | 7 | 0 | $2 \times$ (b) | bit (addr16:bp) $\mathrm{b} \leftarrow 0$ | - | - | - | - | - | - | - | - | - |  |
| CLRB dir:bp | 3 | 7 | 0 | $2 \times$ (b) | bit (io:bp) $\mathrm{b} \leftarrow 0$ | - | - | - | - | - | - | - | - | - | * |
| CLRB addr16:bp |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| CLRB io:bp | 4 | *1 | 0 | (b) | Branch when (dir:bp) $b=0$ | - | - | - | - | - |  |  | - | - | - |
|  | 5 | * 2 | 0 | (b) | Branch when (addr16:bp) $b=0$ | - | - | - | - | - | - |  | - | - | - |
| $\begin{array}{ll}\text { BBC } & \text { dir:bp, rel } \\ \text { BBC } & \text { addr16:bp, }\end{array}$ | 4 | *2 | 0 | (b) | Branch when (io:bp) $\mathrm{b}=0$ | - | - | - | - | - | - |  | - | - |  |
| rel | 4 | *1 | 0 | (b) | Branch when (dir:bp) $\mathrm{b}=1$ | - | - | - | - | - | - |  | - | - | - |
| BBC io:bp, rel | 5 | ${ }^{*}$ | 0 | (b) | Branch when (addr16:bp) $b=1$ | - | - | - | - | - | - | * | - | - | - |
|  | 4 | *2 | 0 | (b) | Branch when (io:bp) $\mathrm{b}=1$ | - | - | - | - | - |  |  | - | - | - |
| BBS addr16:bp, | 5 | *3 | 0 | $2 \times$ (b) | Branch when (addr16:bp) $\mathrm{b}=1$, | - | - | - | - | - | - | * | - | - | * |
|  |  |  |  |  | bit $=1$ |  |  |  |  |  |  |  |  |  |  |
| BBS io:bp, rel | 3 | *4 | 0 | *5 |  | - | - | - | - | - | - | - | - | - | - |
| SBBS addr16:bp, rel | 3 | *4 | 0 | *5 | Wait until (io:bp) $b=1$ <br> Wait until (io:bp) $b=0$ | - | - | - | - | - | - | - | - | - | - |
| WBTS io:bp |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WBTC io:bp |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

*1: 8 when branching, 7 when not branching
*2: 7 when branching, 6 when not branching
*3: 10 when condition is satisfied, 9 when not satisfied
*4: Undefined count
*5: Until condition is satisfied
Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

## MB90630A Series

Table 22 Accumulator Manipulation Instructions (Byte/Word) [6 Instructions]

| Mnemonic | \# | ~ | R | B | Operation | L | $\stackrel{\text { A }}{\text { H }}$ | I | S | T | N | Z | V | C | RM |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWAP | 1 | 3 | 0 | 0 | byte (A) 0 to $7 \leftrightarrow(A) 8$ to 15 | - | - | - | - | - | - | - | - | - | - |
| SWAPW/XCHW AL, AH | 1 | 2 | 0 | 0 | word (AH) $\leftrightarrow(A L)$ | - | * | - | - | - | - | - | - | - | - |
| EXT | 1 | 1 | 0 | 0 | byte sign extension | X | - | - | - | - | * | * | - | - | - |
| EXTW | 1 | 2 | 0 | 0 | word sign extension | - | X | - | - | - | * | * | _ | - | _ |
| ZEXT | 1 | 1 | 0 | 0 | byte zero extension | Z | - | - | - | - | R | * | - | - | - |
| ZEXTW | 1 | 1 | 0 | 0 | word zero extension | - | Z | - | - | - | R | * | - | - | - |

Table 23 String Instructions [10 Instructions]

| Mnemonic | \# | $\sim$ | $\begin{aligned} & \mathrm{R} \\ & \mathbf{G} \end{aligned}$ | B | Operation | $\overline{\mathbf{H}}$ | A | 1 | S | T | N | Z | V | C | WM |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOVS/MOVSI MOVSD | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ | $\begin{aligned} & \hline{ }^{*} 2 \\ & { }^{2} \end{aligned}$ | $\begin{aligned} & \hline * 5 \\ & { }^{*} \end{aligned}$ | $\begin{aligned} & \hline{ }^{* 3} \\ & { }_{3} \end{aligned}$ | Byte transfer @AH $+\leftarrow @ A L+$, counter = RWO | $-$ | - | - | $-$ | $-$ | $-$ | $-$ | - | $-$ | - |
| $\begin{aligned} & \text { SCEQ/SCEQI } \\ & \text { SCEQD } \end{aligned}$ | $\begin{array}{\|l\|} 2 \\ 2 \end{array}$ | $\begin{aligned} & \star_{1} \\ & { }_{1} \end{aligned}$ | $\begin{aligned} & * 5 \\ & * 5 \end{aligned}$ | *4 | $\begin{aligned} & \text { Byte tran } \\ & =\text { RW0 } \end{aligned}$ | - | - | - | - | - |  |  |  | * | - |
| FISL/FILSI | 2 | $6 \mathrm{~m}+6$ | *5 | *3 | Byte retrieval (@AH+)-AL, counter = RW0 <br> Byte retrieval (@AH-) - AL, counter = RW0 | - | - | - | - | - |  | * | - | - | - |
|  |  |  |  |  | Byte filling @AH $+\leftarrow \mathrm{AL}$, counter $=$ RW0 |  |  |  |  |  |  |  |  |  |  |
| MOVSW/ MOVSWI MOVSWD | $\begin{array}{\|l\|} \hline 2 \\ 2 \\ \hline \end{array}$ | $\begin{aligned} & *_{2} \\ & *_{2} \end{aligned}$ | $$ | ${ }_{* 6}^{*}$ | Word transfer@AH $+\leftarrow$ @AL+, counter = RW0 <br> Word transfer @AH- $\leftarrow$ @AL-, counter | $\begin{aligned} & - \\ & - \end{aligned}$ | - | $\begin{aligned} & - \\ & - \end{aligned}$ | - | - | $-$ | $\begin{aligned} & - \\ & - \\ & \hline \end{aligned}$ | - | - | - |
|  | 2 | ${ }^{*}$ | *8 | *7 | = RW0 | - | - | - | - | - | * | * | * | * | - |
| SCWEQ/ | 2 | *1 | *8 | *7 |  | - | - | - | - | - | * | * | * | * | - |
| SCWEQI | 2 | $6 \mathrm{~m}+6$ | *8 | *6 | Word retrieval (@AH+) - AL, counter = RWO | - | - | - | - | - |  |  | - | - | - |
| FILSW/FILSWI |  |  |  |  | Word retrieval (@AH-) - AL, counter = RW0 |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  | Word filing @AH $+\leftarrow \mathrm{AL}$, counter = RW0 |  |  |  |  |  |  |  |  |  |  |

m : RW0 value (counter value)
n: Loop count
*1: 5 when RW0 is $0,4+7 \times$ (RW0) for count out, and $7 \times n+5$ when match occurs
*2: 5 when RW0 is $0,4+8 \times(\mathrm{RWO})$ in any other case
*3: (b) $\times($ RW0 $)+(b) \times($ RWO $)$ when accessing different areas for the source and destination, calculate (b) separately for each.
*4: (b) $\times n$
*5: $2 \times$ (RW0)
*6: (c) $\times($ RW0 $)+(c) \times($ RW0) when accessing different areas for the source and destination, calculate (c) separately for each.
*7: (c) $\times n$
*8: $2 \times(\mathrm{RW} 0)$
Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

## MB90630A Series

## ORDERING INFORMATION

| Model | Package | Remarks |
| :--- | :---: | :---: |
| MB90632APFV | 100-pin Plastic LQFP <br> (FPT-100P-M05) |  |
| MB90634APFV |  |  |
| MB90P634APFV | 100-pin Plastic QFP <br> (FPT-100P-M06) | MB90P634A supports ES alone. |
| MB90634APF |  |  |
| MB90P634APF |  |  |

## MB90630A Series

## PACKAGE DIMENSIONS

## 100-pin Plastic LQFP (FPT-100P-M05)


© 1995 FUUITSU LIMITED F100007S-2C-3


Dimensions in mm (inches)

100-pin Plastic QFP
(FPT-100P-M06)

© 1994 FUUITSU LIMTED FIOOOOB-3C.2

## MB90630A Series

## FUJITSU LIMITED

## For further information please contact:

## Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-8588, Japan
Tel: (044) 754-3763
Fax: (044) 754-3329
North and South America
FUJITSU MICROELECTRONICS, INC. Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, U.S.A.
Tel: (408) 922-9000
Fax: (408) 432-9044/9045

## Europe

FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
63303 Dreieich-Buchschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122

Asia Pacific<br>FUJITSU MICROELECTRONICS ASIA PTE. LIMITED<br>\#05-08, 151 Lorong Chuan<br>New Tech Park<br>Singapore 556741<br>Tel: (65) 281-0770<br>Fax: (65) 281-0220

All Rights Reserved.
The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

## CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.

F9803
© FUJITSU LIMITED Printed in Japan


[^0]:    *1: LQFP (FPT-100P-M05)
    *2: QFP (FPT-100P-M06)

